- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385819 > SC28L92 (NXP Semiconductors N.V.) 3.3V- 5.0V Dual universal asynchronous receiver/transmitter (DUART）(3.3V- 5.0V雙通用異步接收器/傳送器) PDF資料下載
參數(shù)資料
| 型號： | SC28L92 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 3.3V- 5.0V Dual universal asynchronous receiver/transmitter (DUART）(3.3V- 5.0V雙通用異步接收器/傳送器) |
| 中文描述： | 3.3 - 5.0V雙路通用異步接收/發(fā)送器（杜阿爾特）（3.3 - 5.0V雙通用異步接收器/傳送器） |
| 文件頁數(shù)： | 30/44頁 |
| 文件大小： | 284K |
| 代理商： | SC28L92 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Philips Semiconductors
Product specification
SC28L92
3.3V–5.0V Dual Universal Asynchronous
Receiver/Transmitter (DUART)
2000 Jan 21
30
when the CPU reads the receive FIFO, only if (after this read) there
are no more characters in the FIFO – the Rx FIFO becomes empty.
SRB—Channel B Status Register
The bit definitions for this register are identical to the bit definitions
for SRA, except that all status applies to the Channel B receiver and
transmitter and the corresponding inputs and outputs.
OPCR—Output Port Configuration Register
áááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááá
áááááááááááááááááááá
ááááááááááááááááááááááááááááááá
ááááááááááá
1 = TxRDY A
áááááááááááááááááááááá
áááááááááááááááááááááá
áááááááááááááááááááááá
10 = TxCB(1X)
10 = TxCA(1X)
áááááááááááááááááááááááááááááá
1 = RxRDY/FFULL B
OPCR[7]—OP7 Output Select
This bit programs the OP7 output to provide one of the following:
0
The complement of OPR[7].
1
The Channel B transmitter interrupt output which is the
complement of ISR[4]. When in this mode OP7 acts as an
open-drain output. Note that this output is not masked by the
contents of the IMR.
OPCR[6]—OP6 Output Select
This bit programs the OP6 output to provide one of the following:
0
The complement of OPR[6].
1
The Channel A transmitter interrupt output which is the
complement of ISR[0]. When in this mode OP6 acts as an
open-drain output. Note that this output is not masked by the
contents of the IMR.
OPCR[5]—OP5 Output Select
This bit programs the OP5 output to provide one of the following:
0
The complement of OPR[5].
1
The Channel B receiver interrupt output which is the
complement of ISR[5]. When in this mode OP5 acts as an
open-drain output. Note that this output is not masked by the
contents of the IMR.
OPCR[4]—OP4 Output Select
This field programs the OP4 output to provide one of the following:
0
The complement of OPR[4].
1
The Channel A receiver interrupt output which is the
complement of ISR[1]. When in this mode OP4 acts as an
open-drain output. Note that this output is not masked by the
contents of the IMR.
OPCR[3:2]—OP3 Output Select
This bit programs the OP3 output to provide one of the following:
00
The complement of OPR[3].
01
The counter/timer output, in which case OP3 acts as an
open-drain output. In the timer mode, this output is a square
wave at the programmed frequency. In the counter mode,
the output remains High until terminal count is reached, at
which time it goes Low. The output returns to the High state
when the counter is stopped by a stop counter command.
Note that this output is not masked by the contents of the
IMR.
10
The 1X clock for the Channel B transmitter, which is the
clock that shifts the transmitted data. If data is not being
transmitted, a free running 1X clock is output.
11
The 1X clock for the Channel B receiver, which is the clock
that samples the received data. If data is not being received,
a free running 1X clock is output.
OPCR[1:0]—OP2 Output Select
This field programs the OP2 output to provide one of the following:
00
The complement of OPR[2].
01
The 16X clock for the Channel A transmitter. This is the
clock selected by CSRA[3:0], and will be a 1X clock if
CSRA[3:0] = 1111.
10
The 1X clock for the Channel A transmitter, which is the
clock that shifts the transmitted data. If data is not being
transmitted, a free running 1X clock is output.
11
The 1X clock for the Channel A receiver, which is the clock
that samples the received data. If data is not being received,
a free running 1X clock is output.
相關PDF資料 |
PDF描述 |
|---|---|
| SC3011B-1 | 600.0 MHz Differential Sine-Wave Clock |
| SC3015B | 550.0 MHz Differential Sine-Wave Clock |
| SC3017B | 400.0 MHz Differential Sine-Wave Clock |
| sc3018b | Quartz SAW Frequency Stability |
| SC3019B | 500.0 MHz Differential Sine-Wave Clock |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SC28L92A1A | 制造商:NXP Semiconductors 功能描述:UART DUAL 3.3V OR 5V SMD 28L92 |
| SC28L92A1A,512 | 功能描述:UART 接口集成電路 3V-5V 2CH UART INTEL/MOT INTRF RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L92A1A,518 | 功能描述:UART 接口集成電路 3V-5V 2CH UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L92A1A,529 | 功能描述:UART 接口集成電路 3V-5V 2CH UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L92A1A512 | 制造商:NXP Semiconductors 功能描述:IC DUAL UART FIFO 1MBPS 5.5V LCC-44 |
發(fā)布緊急采購，3分鐘左右您將得到回復。