- 您現(xiàn)在的位置：買賣IC網 > PDF目錄98074 > SAF-C513A-HN (INFINEON TECHNOLOGIES AG) 8-BIT, EEPROM, 8 MHz, MICROCONTROLLER, PQCC44 PDF資料下載
參數資料
| 型號： | SAF-C513A-HN |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, EEPROM, 8 MHz, MICROCONTROLLER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數： | 69/128頁 |
| 文件大?。?/td> | 1837K |
| 代理商： | SAF-C513A-HN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁當前第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Semiconductor Group
6-12
On-Chip Peripheral Units
6.1.4 Port Handling
6.1.4.1 Port Timing
When executing an instruction that changes the value of a port latch, the new value arrives at the
latch during S6P2 of the final cycle of the instruction. However, port latches are only sampled by
their output buffers during phase 1 of any clock period (during phase 2 the output buffer holds the
value it noticed during the previous phase 1). Consequently, the new value in the port latch will not
appear at the output pin until the next phase 1, which will be at S1P1 of the next machine cycle.
When an instruction reads a value from a port pin (e.g. MOV A, P1) the port pin is actually sampled
in state 5 phase 1 or phase 2 depending on port and alternate functions. Figure 6-18 illustrates this
port timing. It must be noted that this mechanism of sampling once per machine cycle is also used
if a port pin is to detect an "edge", e.g. when used as counter input. In this case an "edge" is
detected when the sampled value differs from the value that was sampled the cycle before.
Therefore, there must be met certain requirements on the pulse length of signals in order to avoid
signal "edges" not being detected. The minimum time period of high and low level is one machine
cycle, which guarantees that this logic level is noticed by the port at least once.
Figure 6-18
Port Timing
相關PDF資料 |
PDF描述 |
|---|---|
| SAF-C515A-LM | 8-BIT, 18 MHz, MICROCONTROLLER, PQFP80 |
| SAF-C515C-8EMCA | 8-BIT, OTPROM, 10 MHz, MICROCONTROLLER, PQFP80 |
| SAF-C517A-4R24M | 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP100 |
| SAF-C868-1RR | 8-BIT, MROM, 40 MHz, MICROCONTROLLER, PDSO38 |
| SAF-C868-1SR | 8-BIT, 40 MHz, MICROCONTROLLER, PDSO38 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SAF-C513AO | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-bit CMOS Microcontroller |
| SAF-C515 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller |
| SAF-C515-1R24M | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller |
| SAF-C515-1RM | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller |
| SAF-C515A-4R | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。