- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98074 > SAF-C513A-HN (INFINEON TECHNOLOGIES AG) 8-BIT, EEPROM, 8 MHz, MICROCONTROLLER, PQCC44 PDF資料下載
參數(shù)資料
| 型號(hào)： | SAF-C513A-HN |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, EEPROM, 8 MHz, MICROCONTROLLER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁(yè)數(shù)： | 105/128頁(yè) |
| 文件大?。?/td> | 1837K |
| 代理商： | SAF-C513A-HN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)當(dāng)前第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
On-Chip Peripheral Units
Semiconductor Group
6-45
When the SSC is enabled and in master mode, pins P1.3/SRI, P1.4/STO, and P1.2/SCLK will be
switched to the SSC control function. P1.4/STO and P1.2/SCLK actively will drive the lines. P1.5/
SLS will remain a regular I/O pin.
The output latches of port pins dedicated to alternate functions must be programmed to logic 1
(= state after reset).
In slave mode all four control pins will be switched to the alternate function. However, STO will stay
in the tristate state until the transmitter is enabled by SLS input being low and the TEN control bit is
set to 1. This allows for more than one slave to be connected to one select line and the final
selection of the slave will be done by a software protocol.
6.4.4 Baudrate Generation (Master Mode only)
The baudrate clock is generated out of the processor clock (fosc divided by 2). This clock is fed into
a resetable divider with seven outputs for different baudrate clocks (fosc/8 to fosc/512). One of this
eight clocks is selected by the bits BRS2,1, 0 in SSCCON and provided to the shift control logic.
Whenever the shift register is loaded with a new value, the baudrate generation is restarted with the
trailing edge of the write signal to the shift register. In the case of CPHA = 0 the baudrate generator
will be restarted in a way, that the first SCLK clock transisition will not occur before one half transmit
clock cycle time after the register load. This ensures that there is sufficient setup time between MSB
valid on the data output and the first sample clock edge and that the MSB has the same length than
the other bits. (No special care is necessary in case of CPHA=1, because here the first clock edge
will be used for shifting).
6.4.5 Write Collision Detection
When an attempt is made to write data to the shift register while a transfer is in progress, the WCOL
bit in the status register will be set. The transfer in progress continues uninterrupted, the write will
not access the shift register and will not corrupt data.
However, the data written erroneously will be stored in a shadow register and can be read by
reading the STB register.
Depending on the operation mode there are different definitions for a transfer being considered to
be in progress:
Master Mode
CPHA=0:
from the trailing edge of the write into STB until the last sample clock edge
CPHA=1:
from the first SCLK clock edge until the last sample clock edge
Note, that this also means, that writing new data into STB immediately after the transfer
complete flag has been set (also initiated with the last sample clock edge) will not generate a
write collision. However, this may shorten the lenght of the last bit (especially at slow baudrates)
and prevent STO from switching to the forced "1" between transmissions.
Slave Mode
CPHA=0:
while SLS is active
CPHA=1:
from the first SCLK clock edge until the last sample clock edge
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAF-C515A-LM | 8-BIT, 18 MHz, MICROCONTROLLER, PQFP80 |
| SAF-C515C-8EMCA | 8-BIT, OTPROM, 10 MHz, MICROCONTROLLER, PQFP80 |
| SAF-C517A-4R24M | 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP100 |
| SAF-C868-1RR | 8-BIT, MROM, 40 MHz, MICROCONTROLLER, PDSO38 |
| SAF-C868-1SR | 8-BIT, 40 MHz, MICROCONTROLLER, PDSO38 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAF-C513AO | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-bit CMOS Microcontroller |
| SAF-C515 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller |
| SAF-C515-1R24M | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller |
| SAF-C515-1RM | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller |
| SAF-C515A-4R | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。