參數(shù)資料
型號： SAB82525N
廠商： INFINEON TECHNOLOGIES AG
元件分類： 微控制器/微處理器
英文描述： 2 CHANNEL(S), 4M bps, MULTI PROTOCOL CONTROLLER, PQCC44
封裝： PLASTIC, LCC-44
文件頁數(shù)： 90/126頁
文件大小： 730K
代理商： SAB82525N
Semiconductor Group
66
SAB 82525
SAB 82526
SAF 82525
SAF 82526
SAB 82525
SAB 82526
SAF 82525
SAF 82526
6.3 Continuous Transmission (DMA Mode only)
If data transfer from system memory to the HSCX is done by DMA (DMA bit in XBCH set), the
number of bytes to be transmitted is usually defined via the Transmit Byte Count registers
(XBCH, XBCL : bits XBC11. . .XBC0).
Setting the "Transmit Continuously" (XC) bit in XBCH, however, the byte count value is ignored
and the DMA interface of the HSCX will continuously request for transmit data any time
32 bytes can be stored in the XFIFO.
This feature can be used e.g. to
Note: If the XC bit is reset during continuous transmission, the transmit byte count becomes
valid again, and the HSCX will request the amount of DMA transfers programmed via
XBC11. . .XBC0. Otherwise the continuous transmission is stopped when a data
underrun condition occurs in the XFIFO, i.e. the DMA controller does not transfer further
data to the HSCX. In this case continuous ’1’-s (IDLE), without appending a CRC, are
transmitted.
1)
The frame length includes all bytes which are stored in the RFIFO.
6.4 Receive Length Check Feature
The HSCX offers the possibility to supervise the maximum length of received frames and to
terminate data reception in case this length is exceeded.
This feature is controlled via the special Receive Length Check Register (RLCR).
The function is enabled by setting the RC (Receive Check) bit in RLCR and programming the
maximum frame length via bits RL6. . .RL01).
According to the value written to RL6. . .RL0, the maximum receive length can be adjusted in
multiples of 32-byte blocks as follows:
MAX. LENGTH = (RL + 1)
× 32.
All frames exceeding this length are treated as if they have been aborted from the opposite
station, i.e. the CPU is informed via a
– RME interrupt, and the
– RAB bit in RSTA register is set!
To distinguish between frames really aborted from the opposite station, the receive byte count
(readable from RBCH, RBCL registers) exceeds the maximum receive length (via RL6. . .RL0)
by one or two bytes in this case.
The check includes all data that is copied into the RFIFO. It does not include the address byte
(s) if address recognition is selected. It includes the RSTA value in all operating modes.
continuously transmit voice or data onto a PCM highway (clock mode 5/extended
transparent mode), or to
transmit frames exceeding the byte count programmable via XBCH, XBCL (frames with
more than 4095 bytes).
相關(guān)PDF資料
PDF描述
SAB8289-P 8 MHz, BUS ARBITER AND CONT SIG GEN, PDIP20
SAB82C171-35-P PALETTE-DAC DSPL CTLR, PDIP28
SAB82C176-40-P PALETTE-DAC DSPL CTLR, PDIP28
SAB82C206-N MULTIFUNCTION PERIPHERAL, PQCC84
SAB82C215-12N SPECIALTY MICROPROCESSOR CIRCUIT, PQCC84
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAB82525N-V2.1 制造商:Siemens 功能描述:82525N-V2.1
SAB82525NV2.1GHSCX 制造商:Infineon Technologies AG 功能描述:
SAB82525N-V2.1GHSCX 制造商:Infineon Technologies AG 功能描述:
SAB82525NV2.1HSCX 制造商:Rochester Electronics LLC 功能描述:- Bulk
SAB82525NV2.2 功能描述:輸入/輸出控制器接口集成電路 T/E RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*