參數(shù)資料
型號(hào)： SAB82525N
廠商： INFINEON TECHNOLOGIES AG
元件分類： 微控制器/微處理器
英文描述： 2 CHANNEL(S), 4M bps, MULTI PROTOCOL CONTROLLER, PQCC44
封裝： PLASTIC, LCC-44
文件頁數(shù)： 43/126頁
文件大小： 730K
代理商： SAB82525N
Semiconductor Group
23
82525
82526
82525
82526
SAB
SAF
Support of layer-2 functions by HSCX
Beside those bit-oriented functions usually supported with the HDLC protocol, such as bit
stuffing, CRC check, flag and address recognition, the HSCX provides a high degree of
procedural support. In a special operating mode (auto-mode), the HSCX processes the
information transfer and the procedure handshaking (I-, and S-frames of HDLC protocol)
autonomously. The only restriction is, that the window size (= number of outstanding
unacknowledged frames) is limited to 1, which will be sufficient in most applications. The
communication procedures are mainly processed between the communication controllers and
not between the processors. Thus the dynamic load of the CPU and the software expense is
largely reduced.
Figure 7
Procedural Support in Auto-Mode
ITS05502
HSCX
P
S Frame
Frame
I
Frame
U
P
The CPU is informed about the status of the procedure and has to manage the receive and
transmit data mainly. In order to maintain cost effectiveness and flexibility, such functions as
link setup/disconnection and error recovery in case of protocol errors (U-frames of HDLC
protocols) are not implemented in hardware and must be done by user’s software.
Telecom specific features
In a special operating mode, the HSCX can transmit or receive data packets in one of up to 64
time-slots of programmable width (clock mode 5). Furthermore, the HSCX can transmit or
receive variable data portions within a defined window of one or more clock cycles, which has
to be selected by an external strobe signal (clock mode 1). These features make the HSCX
especially suitable for all applications using time division multiplex methods, such as time-slot
oriented PCM systems, systems designed for packet switching, or in ISDN applications.
FIFO buffers to efficient transfer of data packets.
A further speciality of HSCX are the FIFO buffers used for the temporary storage of data
packets transferred between the serial communications interface and the parallel system bus.
Also because of the overlapping input/output operation (dual-port behaviour), the maximum
message length is not limited by the size of the buffer. Together with the DMA capability, the
dynamic load of the CPU is drastically reduced by transferring the data packets block by block
via direct memory access. The CPU only has to initiate the data transmission by the HSCX and
determine the status in case of completely received frames, but is not involved in data
transfers.
相關(guān)PDF資料
PDF描述
SAB8289-P 8 MHz, BUS ARBITER AND CONT SIG GEN, PDIP20
SAB82C171-35-P PALETTE-DAC DSPL CTLR, PDIP28
SAB82C176-40-P PALETTE-DAC DSPL CTLR, PDIP28
SAB82C206-N MULTIFUNCTION PERIPHERAL, PQCC84
SAB82C215-12N SPECIALTY MICROPROCESSOR CIRCUIT, PQCC84
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAB82525N-V2.1 制造商:Siemens 功能描述:82525N-V2.1
SAB82525NV2.1GHSCX 制造商:Infineon Technologies AG 功能描述:
SAB82525N-V2.1GHSCX 制造商:Infineon Technologies AG 功能描述:
SAB82525NV2.1HSCX 制造商:Rochester Electronics LLC 功能描述:- Bulk
SAB82525NV2.2 功能描述:輸入/輸出控制器接口集成電路 T/E RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*