參數(shù)資料
型號(hào): SAB82525N
廠商: INFINEON TECHNOLOGIES AG
元件分類: 微控制器/微處理器
英文描述: 2 CHANNEL(S), 4M bps, MULTI PROTOCOL CONTROLLER, PQCC44
封裝: PLASTIC, LCC-44
文件頁數(shù): 55/126頁
文件大?。?/td> 730K
代理商: SAB82525N
SAB 82525
SAB 82526
SAF 82525
SAF 82526
Semiconductor Group
34
901.90
3.2 Half-Duplex SDLC-NRM Operation
The LAP controllers of the two serial channels can be configured to function in a half-duplex
Normal Response Mode (NRM), where they will operate as a slave (secondary) station, by
setting the NRM bit in the XBCH register of the respective channel.
In contrast to the full-duplex LAPB/LAPD operation, where the combined (primary +
secondary) station transmits both commands and responses and may transmit data at any
time, the NRM mode allows only responses to be transmitted and the secondary station may
transmit only when instructed to do so by the master (primary) station.
The HSCX gets the permission to transmit a frame from the primary by an S-, or I-frame with
the poll bit (p) set!
The NRM mode can be profitably used in a point-to-multipoint configuration with a fixed
master-slave relationship and avoids collisions on the common transmit line. It’s the
responsibility of the master station to poll the slaves periodically and to process the error
recovery.
Prerequisite for NRM operation is:
MODE: MDS0, MDS1, ADM = 000
MODE: TDM = 0
XAD1 = XAD2 = RAL1 = RAL2
(address of secondary)
Note: The broadcast address may be programmed in RAL2 if broadcasting is required.
Reception of Frames
The reception of frames functions equally to the LAPB/LAPD operation.
Transmission of Frames
The HSCX does not transmit S-, or I-frames if not instructed to do so by the primary station
sending an S-, or I-frame with the poll bit set.
The HSCX can be prepared to send an I-frame by the CPU issuing an XIF command (via
CMDR) at any time. The transmission of the frame, however, will not be initiated by the HSCX
prior to the reception of either a
RR, or
I-frame
with a poll bit set (p = 1).
After the frame has been transmitted (with the final bit set), the XFIFO is inhibited and the
HSCX waits for the arrival of a positive acknowledgement.
auto-mode with 8-bit address field selected
external timer mode
same transmit and receive addresses, since only responses can be transmitted, i.e.
相關(guān)PDF資料
PDF描述
SAB8289-P 8 MHz, BUS ARBITER AND CONT SIG GEN, PDIP20
SAB82C171-35-P PALETTE-DAC DSPL CTLR, PDIP28
SAB82C176-40-P PALETTE-DAC DSPL CTLR, PDIP28
SAB82C206-N MULTIFUNCTION PERIPHERAL, PQCC84
SAB82C215-12N SPECIALTY MICROPROCESSOR CIRCUIT, PQCC84
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAB82525N-V2.1 制造商:Siemens 功能描述:82525N-V2.1
SAB82525NV2.1GHSCX 制造商:Infineon Technologies AG 功能描述:
SAB82525N-V2.1GHSCX 制造商:Infineon Technologies AG 功能描述:
SAB82525NV2.1HSCX 制造商:Rochester Electronics LLC 功能描述:- Bulk
SAB82525NV2.2 功能描述:輸入/輸出控制器接口集成電路 T/E RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray