- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98074 > SAB82525N (INFINEON TECHNOLOGIES AG) 2 CHANNEL(S), 4M bps, MULTI PROTOCOL CONTROLLER, PQCC44 PDF資料下載
參數(shù)資料
| 型號： | SAB82525N |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 4M bps, MULTI PROTOCOL CONTROLLER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 62/126頁 |
| 文件大?。?/td> | 730K |
| 代理商： | SAB82525N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當(dāng)前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
Semiconductor Group
40
SAB 82525
SAB 82526
SAF 82525
SAF 82526
Five interrupt indications can be read directly from the ISTA register and another six interrupt
indications from the extended interrupt register (EXIR).
After the HSCX has requested an interrupt by setting its INT pin to low, the CPU must first read
the interrupt status register of channel B (ISTA-B) in the associated interrupt service routine.
The three lowest order bits (bit 2-0) of ISTA-B (ICA, EXA, EXB) point are set to those registers
in which the actual interrupt source is indicated. It is possible that several interrupt sources are
indicated referring to one interrupt request (e.g. if the ICA bit is set, at least one interrupt is
indicated in the ISTA register of channel A).
An interrupt source from channel B is implicitly indicated by bits 7-3 of ISTA-B; therefore these
bits must also always be checked.
The INT pin of the HSCX remains active until all interrupt sources are cleared by reading the
corresponding interrupt register. Therefore it is possible that the INT pin is still active when the
interrupt service routine is finished.
For some interrupt controllers or CPUs it might be necessary to generate a new edge on the
interrupt line to recognize pending interrupts. This can be done by masking all interrupts at the
end of the interrupt service routine (writing FFH into the MASK register) and write back the old
mask to the MASK register.
The HSCX interrupt sources can be logically grouped into
– receive interrupts,
– transmit interrupts, and
– special condition interrupts.
Each interrupt indication of the ISTA registers can be selectively masked by setting the
respective bit in the MASK register.
The following tables give a complete overview of the individual interrupt indications and the
cause of their activation as well as specific restrictions (marked with ’’*’’).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAB8289-P | 8 MHz, BUS ARBITER AND CONT SIG GEN, PDIP20 |
| SAB82C171-35-P | PALETTE-DAC DSPL CTLR, PDIP28 |
| SAB82C176-40-P | PALETTE-DAC DSPL CTLR, PDIP28 |
| SAB82C206-N | MULTIFUNCTION PERIPHERAL, PQCC84 |
| SAB82C215-12N | SPECIALTY MICROPROCESSOR CIRCUIT, PQCC84 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAB82525N-V2.1 | 制造商:Siemens 功能描述:82525N-V2.1 |
| SAB82525NV2.1GHSCX | 制造商:Infineon Technologies AG 功能描述: |
| SAB82525N-V2.1GHSCX | 制造商:Infineon Technologies AG 功能描述: |
| SAB82525NV2.1HSCX | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SAB82525NV2.2 | 功能描述:輸入/輸出控制器接口集成電路 T/E RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。