參數(shù)資料
型號(hào): SAA7390
廠商: NXP Semiconductors N.V.
英文描述: High performance Compact Disc-Recordable CD-R controller
中文描述: 高性能式光盤CD - R光盤控制器
文件頁數(shù): 41/76頁
文件大?。?/td> 366K
代理商: SAA7390
1996 Jul 02
41
Philips Semiconductors
Preliminary specification
High performance Compact
Disc-Recordable (CD-R) controller
SAA7390
Table 60
Automatic start and stop control functions (same address): 0xF0C5, F0C6 and F0C7
MNEMONIC
R/W
DATA BYTE
7
6
5
4
3
2
1
0
STRTMIN
STRTSEC
STRTFRM
STOPCNT
STOPCNT
R/W
R/W
R/W
R/W
R/W
MINUTE7 to MINUTE0
SECOND7 to SECOND0
FRAME7 to FRAME0
COUNT7 to COUNT0
COUNT10 to COUNT8
The multiplexing between the start and stop registers is
achieved by programming STOP in BMFECTL. If STOP is
clear then STRTMIN, STRTSEC and STRTFRM are
accessible, otherwise STOPCNT may be accessed.
These registers contain the start address (MSF) and the
stop count for the automatic read control function. When
the block decoders header or registers equal the start
address, the front-end will start to send data to the buffer
manager until the down counter STOPCNT decrements to
zero, at which time the data flow stops.
The header registers are selected then AUDMODE in
FECTL is LOW, otherwise the Q registers are selected;
the latter event is used for loading audio data. The start
registers are selected when FEWBLK in BMFECLT is
LOW, otherwise the STOPCNT registers are selected. The
start registers should be programmed to ‘Header 1’. If
EFAB (C2 failure) is asserted while the header is shifting
in, the data flow will not start. The same is true for BADQ
(Q channel CRC failure) used in the audio mode.
11.6
Host interface related registers
The SAA7390 provides a 16 address wide pass through
mechanism to communicate to an external SCSI or ATAPI
interface device. Supported devices include the 53CF9X
series of SCSI controllers and the Wapiti ATAPI controller.
The register definitions for the external device can be
found in the corresponding data sheet.
In the 53CF9X series of SCSI controllers, some registers
are read only and others are write only. These share the
same address and the multiplexing between the two
depends on the read or write select.
The address mapping is: 0xF0A4 to 0xF0A7,
0xF0AC to 0xF0AF, 0xF0B4 to 0xF0B7,
0xF0BC to 0xF0BF maps onto the external interface
device address range 0x00 to 0x0F respectively.
11.7
CDB2 related registers
This section outlines the registers which are related to the
modified CDB2 block encoder. Figure 13 shows a
functional block diagram for the CDB2.
Figure 14 explains the generation of header and
sub-header information.
相關(guān)PDF資料
PDF描述
SAA7390GP High performance Compact Disc-Recordable CD-R controller
SAA7501WP ARD/ZDF NR.3R1 DIGITAL DECODER|LDCC|68PIN|PLASTIC
SAA7707H Shaft; Style: 1 - light; Applicable Model: LE-P / LEL-W
SAA7710T High Quality Audio-Performance Digital Add-On Processor For Digital Sound Systems.(應(yīng)用在數(shù)字聲音系統(tǒng)的高品質(zhì)音頻性能數(shù)字附加處理器)
SAA7715AH Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7390GP 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:High performance Compact Disc-Recordable CD-R controller
SAA7391 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ATAPI CD-R block encoder/decoder
SAA7391H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ATAPI CD-R block encoder/decoder
SAA7392 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Channel encoder/decoder CDR60
SAA7392HL 制造商:NXP Semiconductors 功能描述:CD-ROM INTERFACE, 80 Pin, Plastic, QFP