- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372115 > SAA7390 (NXP Semiconductors N.V.) High performance Compact Disc-Recordable CD-R controller PDF資料下載
參數(shù)資料
| 型號： | SAA7390 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | High performance Compact Disc-Recordable CD-R controller |
| 中文描述： | 高性能式光盤CD - R光盤控制器 |
| 文件頁數(shù)： | 35/76頁 |
| 文件大?。?/td> | 366K |
| 代理商： | SAA7390 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
1996 Jul 02
35
Philips Semiconductors
Preliminary specification
High performance Compact
Disc-Recordable (CD-R) controller
SAA7390
Table 44
Front-end frame offset: 0xF0E2, F0E3; note 1
Note
1.
This register allows the front-end frame offset counter to be read and reloaded. The counter associated with these
registers is loaded after the most significant byte is written; the least significant byte must be written first to ensure
that the counter is loaded correctly. If a DRAM access is in progress that uses the address from the counter, the
update will be delayed until the access is complete.
Table 45
Front-end offset counter: 0xF09E, 0xF09F; note 1
Note
1.
These registers access the actual counter for the front-end offset counter and therefore change rapidly during a
transfer. The front-end frame offset counter is cleared after reset and after each frame is loaded into the buffer
memory. Therefore, FEFRMOFF should not be loaded during normal operation.
Table 46
Front-end offset counter: 0xF0E4, 0xF0E5; note 1
Note
1.
This register allows the front-end frame number counter to be read and reloaded. The counter associated with these
registers is loaded after the most significant byte is written; the least significant byte must be written first to ensure
that the counter is loaded correctly. If a DRAM access is in progress that uses the address from the counter, the
update will be delayed until the access is completed.
Table 47
Last frame number for storage: 0xF0F8, F0F9; note 1
Note
1.
These registers are used by the buffer manager to set the top of frame storage memory (wrap point). Any memory
past this point is available for general usage by the microcontroller. The outputs of the registers are used directly to
control DRAM access cycles, and will affect any current DRAM cycle in progress.
MNEMONIC
R/W
DATA BYTE
7
6
5
4
3
2
1
0
FEFRMOFF
FEFRMOFF
R/W
R/W
OFFSET7 to OFFSET0
OFFSET11 to OFFSET8
MNEMONIC
R/W
DATA BYTE
7
6
5
4
3
2
1
0
FEOFF
FEOFF
R/W
R/W
OFFSET7 to OFFSET0
OFFSET11 to OFFSET8
MNEMONIC
R/W
DATA BYTE
7
6
5
4
3
2
1
0
FEFRM#
FEFRM#
R/W
R/W
FRAME7
FRAME6
FRAME5
FRAME4
FRAME3
FRAME2
FRAME1
FRAME0
FRAME10 to FRAME8
MNEMONIC
R/W
DATA BYTE
7
6
5
4
3
2
1
0
LASTFRM
LASTFRM
R/W
R/W
FRAME7
FRAME6
FRAME5
FRAME4
FRAME3
FRAME2
FRAME1
FRAME0
FRAME10 to FRAME8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7390GP | High performance Compact Disc-Recordable CD-R controller |
| SAA7501WP | ARD/ZDF NR.3R1 DIGITAL DECODER|LDCC|68PIN|PLASTIC |
| SAA7707H | Shaft; Style: 1 - light; Applicable Model: LE-P / LEL-W |
| SAA7710T | High Quality Audio-Performance Digital Add-On Processor For Digital Sound Systems.(應(yīng)用在數(shù)字聲音系統(tǒng)的高品質(zhì)音頻性能數(shù)字附加處理器) |
| SAA7715AH | Digital Signal Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7390GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:High performance Compact Disc-Recordable CD-R controller |
| SAA7391 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ATAPI CD-R block encoder/decoder |
| SAA7391H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ATAPI CD-R block encoder/decoder |
| SAA7392 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Channel encoder/decoder CDR60 |
| SAA7392HL | 制造商:NXP Semiconductors 功能描述:CD-ROM INTERFACE, 80 Pin, Plastic, QFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。