- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372115 > SAA7390 (NXP Semiconductors N.V.) High performance Compact Disc-Recordable CD-R controller PDF資料下載
參數(shù)資料
| 型號： | SAA7390 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | High performance Compact Disc-Recordable CD-R controller |
| 中文描述： | 高性能式光盤CD - R光盤控制器 |
| 文件頁數(shù)： | 40/76頁 |
| 文件大小： | 366K |
| 代理商： | SAA7390 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
1996 Jul 02
40
Philips Semiconductors
Preliminary specification
High performance Compact
Disc-Recordable (CD-R) controller
SAA7390
Table 57
Ending frame number: 0xF0F2, F0F3
11.5
Miscellaneous buffer manager considerations
The following bandwidth limitation must be observed in normal operation:
Only 833 ns is available between each data write from the front-end at the maximum 8 times transfer rate. At the end
of the frame, multiple front-end writes may stack up, so the microcontroller accesses to DRAM will be off
(PCLK stopped) during the end of frame time.
After power-up or reset, the register DRAMSEL should be programmed first.
Table 58
Selection/test mode: 0xF0FE; note 1
Note
1.
DRAMSEL1 and DRAMSEL0 are used to select the type of DRAM which is connected to the SAA7390. The test
modes are also defined by the DRAMSEL register.
Table 59
DRAMSEL field descriptions
MNEMONIC
R/W
DATA BYTE
7
6
5
4
3
2
1
0
LSTFHOST
LSTFHOST
R/W
R/W
FRAME7
FRAME6
FRAME5
FRAME4
FRAME3
FRAME2
FRAME1
FRAME0
FRAME10 to FRAME8
MNEMONIC
R/W
DATA BYTE
7
6
5
4
3
2
1
0
DRAMSEL
R/W
TEST
RES_TEST2 to RES_TEST0
REFRATE DRAMSEL1 DRAMSEL0
FIELD
LOGIC
DESCRIPTION
DRAMSEL1
DRAMSEL0
00
01
10
11
0
1
256 kbytes
1 Mbyte
not applicable
4 Mbytes
normal refresh rate
double refresh rate; set HIGH if clock is running at
1
2
normal rate, or 16.9 MHz
reserved for test; setting this HIGH enables the DRAM access test, a write to INTRMSK sets
a front-end access test, and a write to PAGEREG sets a test ECC access
reserved for test; setting this HIGH enables the switch multiplexer control
reserved for test; setting this HIGH enables the interrupt test, a write to PAGEREG will set
interrupts
test mode; this bit must be set to enable the test modes, also, read back of any of the test
bits is gated by this bit
REFRATE
RES_TEST0
RES_TEST1
RES_TEST2
TEST
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7390GP | High performance Compact Disc-Recordable CD-R controller |
| SAA7501WP | ARD/ZDF NR.3R1 DIGITAL DECODER|LDCC|68PIN|PLASTIC |
| SAA7707H | Shaft; Style: 1 - light; Applicable Model: LE-P / LEL-W |
| SAA7710T | High Quality Audio-Performance Digital Add-On Processor For Digital Sound Systems.(應(yīng)用在數(shù)字聲音系統(tǒng)的高品質(zhì)音頻性能數(shù)字附加處理器) |
| SAA7715AH | Digital Signal Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7390GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:High performance Compact Disc-Recordable CD-R controller |
| SAA7391 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ATAPI CD-R block encoder/decoder |
| SAA7391H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ATAPI CD-R block encoder/decoder |
| SAA7392 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Channel encoder/decoder CDR60 |
| SAA7392HL | 制造商:NXP Semiconductors 功能描述:CD-ROM INTERFACE, 80 Pin, Plastic, QFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。