
I-10
EPSON
S1C62740 TECHNICAL HARDWARE
CHAPTER 2: POWER SUPPLY AND INITIAL RESET
Initial reset can be executed externally by setting the reset terminal
to the low level.
Maintain a low level of 0.1 msec to securely perform the initial reset.
When the reset terminal goes high, the CPU begins to operate.
However, when turning the power on, the reset terminal should be
set at a low level as in the timing shown in Figure 2.2.2.
Reset terminal
(RESET)
VDD
RESET
2.0 msec or more
2.2 V
0.4VDD
0.1VDD or less (low level)
Power on
Fig. 2.2.2
Initial reset at power on
The reset terminal should be set to 0.1VDD or less (low level) until
the supply voltage becomes 2.2 V or more.
After that, a level of 0.4VDD or less should be maintained more
than 2.0 msec.
Another way of executing initial reset externally is to input a low
signal simultaneously to the input ports (K00–K03) selected with
the mask option.
Since this initial reset signal passes through the noise reject
circuit, simultaneous low input of 0.4 msec or less is considered as
noise. Maintain the specified input port terminals at a low level of
1.5 msec (when the oscillation frequency fOSC1 = 32 kHz) to se-
curely perform the initial reset.
Table 2.2.1 shows the combinations of input ports (K00–K03) that
can be selected with the mask option.
Simultaneous low
input to terminals
K00–K03
Table 2.2.1
Combinations of input ports
A
Not use
B
K00*K01
C
K00*K01*K02
D
K00*K01*K02*K03
When, for instance, mask option D (K00*K01*K02*K03) is selected,
initial reset is executed when the signals input to the four ports
K00–K03 are all low at the same time. The initial reset is done,
even when a key entry including a combination of selected input
ports is made.
Further, the time authorize circuit can be selected with the mask
option. The time authorize circuit performs initial reset, when the
input time of the simultaneous low input is authorized and found
to be the same or more than the defined time (1 to 2 sec). Since
clock timer output is used for time authorization, when the clock
timer is reset during time authorization, the authorization time is
also reduced. (The shortest is 0.5 msec due to the noise reject
circuit.)
In the SLEEP status, the noise reject circuit and the time authorize
circuit are bypassed since the OSC1 oscillation circuit is off.