- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368020 > PI7C21P100 (Pericom Semiconductor Corp.) 2-PORT PCI-X BRIDGE PDF資料下載
參數(shù)資料
| 型號： | PI7C21P100 |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | 2-PORT PCI-X BRIDGE |
| 中文描述： | 2端口PCI - X橋接 |
| 文件頁數(shù)： | 39/77頁 |
| 文件大?。?/td> | 603K |
| 代理商： | PI7C21P100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁
PI7C21P100
2-PORT PCI-X BRIDGE
ADVANCE INFORMATION
Page 39 of 77
June 10, 2005 Revision 1.06
devices should not implement a device number 15 (i.e., S_AD(31)). The device mask bit
options (device numbers 1, 4, 5, 6, 7, 9, and 13) defined by PI7C21P100 allow architectures
to support private device groupings that use a single or multiple interrupt binding.
7.5
ADDRESS PARITY ERRORS
PI7C21P100 checks address parity for all transactions on both buses, for all address and all
bus commands. When PI7C21P100 detects an address parity error, the transaction will not be
claimed and will be allowed to terminate with a master abort. The result of an address parity
error will be controlled by the parity error response bits in both the command and bridge
control registers.
7.6
OPTIONAL BASE ADDRESS REGISTER
The 64 bit Base Address register located in the configuration register at offsets 10h and 14h
can optionally be used to acquire a 1 MB memory region at system initialization. PI7C21P100
uses this register to claim an additional prefetchable memory region for the secondary bus.
When used with the secondary device masking, this allows for the acquisition of memory
space for private devices that are not otherwise viewable by the system software.
This 64 bit base address register and the memory space defined by it are enabled by the
BAR_EN. When BAR_EN is pulled LOW, this register location returns zeros for reads and
cannot be written. When BAR_EN is pulled HIGH, the upper memory base address register
and lower memory base address registers combined specify address bits 63:20 of a memory
region. Memory accesses on the primary bus are compared against this register, if address bits
63:20 are equal to bits 63:20 of the address defined by the combination of the lower memory
base address register and the upper memory base address register, the access is claimed by
PI7C21P100 and passed through to the secondary bus. Memory accesses on the secondary bus
are also compared against this register, if address bits 63:20 are equal to bits 63:20 of the
address defined by the combination of the lower memory base address register and the upper
memory base address register, the access is ignored by the bridge.
7.7
OPTIONAL CONFIGURATION ACCESS FROM THE
SECONDARY BUS
PI7C21P100 accepts Type 0 configuration transactions when the following conditions are met
during the address phase:
S_CBE[3:0]# indicates a configuration read or configuration write transaction
S_AD[1:0] are 00
S_IDSEL is asserted
Applications that require access to the bridge configuration registers via the secondary bus
may control the initialization sequence through the P_CFG_BUSY pin and bit[2] offset 44h of
the miscellaneous control register. When P_CFG_BUSY is pulled HIGH, bit[2] offset 44h is
set to 1b at power up and reset. This causes PI7C21P100 to retry Type 0 configuration
transactions on the primary bus that would otherwise be accepted. PI7C21P100 continues to
retry these transactions until bit[2] offset 44h is set to 0b by a configuration write initiated on
the secondary bus. This allows a device on the secondary bus to initialize the bridge and any
private devices on the secondary bus without contention from devices accessing the bridge
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C21P100NH | 2-PORT PCI-X BRIDGE |
| PI7C7100BNA | PCI Bus Interface/Controller |
| PI7C7100 | 3-Port PCI Bridge |
| PI7C7100CNA | 3-Port PCI Bridge |
| PI7C7300 | 3-PORT PCI-to-PCI BRIDGE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C21P100B | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-X TO PCI-X BRIDGE |
| PI7C21P100BEVB | 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| PI7C21P100BNH | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-X TO PCI-X BRIDGE |
| PI7C21P100BNHE | 功能描述:外圍驅(qū)動器與原件 - PCI PCI-X to PCI-XBridge 2 Port RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C21P100EVB | 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。