- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368020 > PI7C21P100 (Pericom Semiconductor Corp.) 2-PORT PCI-X BRIDGE PDF資料下載
參數(shù)資料
| 型號： | PI7C21P100 |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | 2-PORT PCI-X BRIDGE |
| 中文描述： | 2端口PCI - X橋接 |
| 文件頁數(shù)： | 34/77頁 |
| 文件大?。?/td> | 603K |
| 代理商： | PI7C21P100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁
PI7C21P100
2-PORT PCI-X BRIDGE
ADVANCE INFORMATION
Page 34 of 77
June 10, 2005 Revision 1.06
Pass
Memory
Write
No
1
No
Split Read
Request
Yes
Yes
Split Write
Request
Yes
Yes
Split Read
Completion
Yes
2
Yes
Split Write
Completion
Yes
No
Delayed Read Completion
Delayed Write Completion
1. If the relaxed ordering bit is set in PCI-X to PCI-X mode, or the enable relaxed ordering bit in the primary and/or
secondary data buffering control registers is set in any other mode, read completions can pass memory writes.
2. Split Read Completions with the same sequence ID must remain in address order.
6
CLOCKS
This chapter provides information about the clocks.
6.1
PRIMARY AND SECONDARY CLOCK INPUTS
The primary and secondary interface on PI7C21P100 each has its own clock input pin.
P_CLK is the clock input for the primary and S_CLK is the input for the secondary (S_CLK
also controls the internal arbiter). The two clocks are independent of each other and may be
run synchronously or asynchronously to each other at any value supported by the PCI or PCI-
X specifications. Each interface utilizes a separate internal PLL (phase-locked loop) circuit
when running in PCI-X mode. In PCI mode, the PLL’s are bypassed, allowing for any clock
frequency from 0 to 66MHz. If the primary is running at 133MHz in PCI-X mode, then the
secondary is limited to a minimum frequency of 33MHz in conventional PCI mode. To run
the secondary slower, the primary frequency needs to be reduced so that the ratio does not
exceed 4:1.
6.2
CLOCK JITTER
PI7C21P100 tolerates a maximum of +/- 250ps of short term and long term jitter on the clock
inputs. Short term jitter is defined as the relationship between one clock edge to the next
subsequent clock edge for one clock cycle, and long term jitter is the same relationship over
many clock cycles.
6.3
MODE AND CLOCK FREQUENCY DETERMINATION
6.3.1
PRIMARY BUS
PI7C21P100 does not have I/O pins for the M66EN or PCIXCAP signals on the primary bus.
PI7C21P100 adjusts its internal configuration based on the initialization pattern it detects on
P_DEVSEL#, P_STOP#, and P_TRDY# at the rising edge of P_RST#. If the internal PLL is
being used (the bus is configured in the PCI-X mode), a maximum of 100
μ
s from the rising
edge of P_RST# is required to lock the PLL to the frequency of the clock supplied on the
P_CLK input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C21P100NH | 2-PORT PCI-X BRIDGE |
| PI7C7100BNA | PCI Bus Interface/Controller |
| PI7C7100 | 3-Port PCI Bridge |
| PI7C7100CNA | 3-Port PCI Bridge |
| PI7C7300 | 3-PORT PCI-to-PCI BRIDGE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C21P100B | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-X TO PCI-X BRIDGE |
| PI7C21P100BEVB | 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| PI7C21P100BNH | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-X TO PCI-X BRIDGE |
| PI7C21P100BNHE | 功能描述:外圍驅(qū)動器與原件 - PCI PCI-X to PCI-XBridge 2 Port RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C21P100EVB | 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。