- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368020 > PI7C21P100 (Pericom Semiconductor Corp.) 2-PORT PCI-X BRIDGE PDF資料下載
參數(shù)資料
| 型號(hào)： | PI7C21P100 |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | 2-PORT PCI-X BRIDGE |
| 中文描述： | 2端口PCI - X橋接 |
| 文件頁數(shù)： | 13/77頁 |
| 文件大?。?/td> | 603K |
| 代理商： | PI7C21P100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁
PI7C21P100
2-PORT PCI-X BRIDGE
ADVANCE INFORMATION
Page 13 of 77
June 10, 2005 Revision 1.06
3.2.3
SECONDARY BUS INTERFACE SIGNALS
Name
S_AD[31:0]
Pin #
N22, N21, P22, P21,
M23, P20, N23, R22,
T23, R21, W23, T22,
U22, U21, V22, V21,
W21, V20, AA20,
AB18, Y18, AA16,
AB15, AC17, AA13,
AA12, AC15, AB11,
AC11, AC9, AB9,
AA9
AA15, AB14, AB16,
AB12
Type
TS
Description
Secondary Address/Data:
Multiplexed address and data
bus. Address is indicated by S_FRAME# assertion.
Write data is stable and valid when S_IRDY# is asserted
and read data is stable and valid when S_IRDY# is
asserted. Data is transferred on rising clock edges when
both S_IRDY# and S_TRDY# are asserted. During bus
idle, PI7C21P100 drives S_AD[31:0] to a valid logic
level when the bridge is granted the bus.
S_CBE[3:0]#
TS
Secondary Command/Byte Enables:
Multiplexed
command field and byte enable field. During address
phase, the initiator drives the transaction type on these
pins. The initiator then drives the byte enables during
data phases. During bus idle, PI7C21P100 drives
S_CBE[3:0] to a valid logic level when the bridge is
granted the bus.
Secondary Parity:
S_PAR is an even parity of
S_AD[31:0] and S_CBE[3:0] (i.e. an even number of
1’s). S_PAR is valid and stable one cycle after the
address phase (indicated by assertion of S_FRAME#) for
address parity. For write data phases, S_PAR is valid
one clock after S_IRDY# is asserted. For read data
phase, S_PAR is valid one clock after S_TRDY# is
asserted. Signal S_PAR is tri-stated one cycle after the
S_AD lines are tri-stated. During bus idle, PI7C21P100
drives S_PAR to a valid logic level when the bridge is
granted the bus.
Secondary FRAME (Active LOW):
Driven by the
initiator of a transaction to indicate the beginning and
duration of an access. The de-assertion of S_FRAME#
indicates the final data phase requested by the initiator.
Before being tri-stated, it is driven HIGH for one cycle.
Secondary IRDY (Active LOW):
Driven by the
initiator of a transaction to indicate its ability to
complete current data phase on the secondary side. Once
asserted in a data phase, it is not de-asserted until the end
of the data phase. Before tri-stated, it is driven HIGH
for one cycle.
Secondary TRDY (Active LOW):
Driven by the target
of a transaction to indicate its ability to complete current
data phase on the secondary side. Once asserted in a
data phase, it is not de-asserted until the end of the data
phase. Before tri-stated, it is driven HIGH for one cycle.
Secondary Device Select (Active LOW):
Asserted by
the target indicating that the device is accepting the
transaction. As a master, PI7C21P100 waits for the
assertion of this signal within 5 cycles of S_FRAME#
assertion; otherwise, terminate with master abort. Before
tri-stated, it is driven HIGH for one cycle.
Secondary STOP (Active LOW):
Asserted by the
target indicating that the target is requesting the initiator
to stop the current transaction. Before tri-stated, it is
driven HIGH for one cycle.
Secondary LOCK (Active LOW):
Asserted by an
initiator, one clock cycle after the first address phase of a
transaction, when it is propagating a locked transaction
downstream. PI7C21P100 does not propagate locked
transactions upstream.
Secondary Parity Error (Active LOW):
Asserted
when a data parity error is detected for data received on
the secondary interface. Before being tri-stated, it is
driven HIGH for one cycle.
S_PAR
AA17
TS
S_FRAME#
AA14
STS
S_IRDY#
AC19
STS
S_TRDY#
Y14
STS
S_DEVSEL#
AC21
STS
S_STOP#
AB20
STS
S_LOCK#
AC20
STS
S_PERR#
AB17
STS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C21P100NH | 2-PORT PCI-X BRIDGE |
| PI7C7100BNA | PCI Bus Interface/Controller |
| PI7C7100 | 3-Port PCI Bridge |
| PI7C7100CNA | 3-Port PCI Bridge |
| PI7C7300 | 3-PORT PCI-to-PCI BRIDGE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C21P100B | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-X TO PCI-X BRIDGE |
| PI7C21P100BEVB | 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| PI7C21P100BNH | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-X TO PCI-X BRIDGE |
| PI7C21P100BNHE | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI PCI-X to PCI-XBridge 2 Port RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C21P100EVB | 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。