- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382386 > PDC2 Controller Miscellaneous - Datasheet Reference PDF資料下載
參數(shù)資料
| 型號(hào)： | PDC2 |
| 英文描述： | Controller Miscellaneous - Datasheet Reference |
| 中文描述： | 控制器雜項(xiàng)-數(shù)據(jù)表參考 |
| 文件頁(yè)數(shù)： | 3/25頁(yè) |
| 文件大?。?/td> | 291K |
| 代理商： | PDC2 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)
3
Peripheral Data Controller 2 (PDC2)
1734B
–
CASIC
–
02/02
Table 1.
PDC2 Pin Description
Name
Definition
Type
Active
Level
Comments
Chip-wide
nreset_r
System Reset
Input
Low
Resets all counters and signals
–
clocked on
rising edge of clock
nreset_f
System Reset
Input
Low
Resets all counters and signals
–
clocked on
falling edge of clock
clock
System Clock
Input
–
System clock
nclock
System Clock
Input
–
Inverted system clock
AMBA System Bus (ASB)
agnt[(asb_n-1):0]
Grant Signal(s)
Input
High
When PDC2 is connected to one ASB, arbiter
grants the bus to the PDC2 when this input is
set to 1.
When PDC2 is connected to two ASBs, bit 0
comes from the arbiter of the ASB dedicated
to internal memories and peripherals; bit 1
comes from the arbiter of the ASB dedicated
to external memories.
bwait[(asb_n-1):0]
Bus Wait(s)
Input
High
When PDC2 is connected to one AST, one
wait cycle is required.
When PDC2 is connected to two ASBs, bit 0
comes from the arbiter of the ASB dedicated
to internal memories and peripherals; bit 1
comes from the arbiter of the ASB dedicated
to external memories.
bridge_sel
Bridge Select
Input
High
From address decoder of system bus
areq[(asb_n-1):0]
Request Signal(s)
Output
High
When PDC2 is connected to one ASB, bus
request is sent to the arbiter.
When PDC2 is connected to two ASBs, bit 0
is sent to the arbiter of the ASB dedicated to
internal memories and peripherals; bit 1 is
sent to the arbiter of the ASB dedicated to
external memories.
oe_master_address
Output Enable
Output
High
Output address enable
–
this signal indicates
that master_add[31:0], blok, bprot[1:0],
bsize[1:0] and bwrite signals are currently
valid with PDC2 granted on the bus
master_add[31:0]
Address System Bus
Output
–
Address bus generated by master
blok
Bus Locked
Output
High
Indicates that the ongoing instruction must
not be interrupted
bprot[1:0]
Bus Protection
Output
–
Protection information
bsize[1:0]
Size of Transfer
Output
–
Bus size
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PDI1284P11 | 3.3V Parallel interface transceiver/buffer |
| PDI1394P11A | 3-port physical layer interface |
| PDI1394P11ABD | 3-port physical layer interface |
| PDI1394P25BY | 1-port 400 Mbps physical layer interface |
| PDI20AC1H0R | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PDC-20-1 | 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:6 to 30 dB COUPLING up to 10W 5 kHz to 2000 MHz |
| PDC-20-1W | 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:6 to 30 dB COUPLING up to 10W 5 kHz to 2000 MHz |
| PDC20275 | 制造商:PROMISE 功能描述: 制造商:Promise Tech 功能描述: |
| PDC20275-E3 | 制造商:Promise Tech 功能描述: |
| PDC-20-3 | 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:6 to 30 dB COUPLING up to 10W 5 kHz to 2000 MHz |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。