參數(shù)資料
型號(hào): PC8260VTPU200
廠商: Atmel Corp.
英文描述: PowerPC-based Communications Processors
中文描述: 基于PowerPC的通信處理器
文件頁(yè)數(shù): 25/53頁(yè)
文件大?。?/td> 364K
代理商: PC8260VTPU200
25
PC8260PowerQUICCII
2131B–HIREL–02/03
L2HIT
IRQ4
L2CacheHit
I
ThispinisusedforL2cachecontrol.Assertionofthispinindicatesthat
the60xtransactionwillbehandledbytheL2cache.Inthiscase,the
memorycontrollerwillnotstartanaccesstothememoryitcontrols.
InterruptRequest4
I
Thisinputisoneoftheeightexternallinesthatcanrequest(bymeansof
theinternalinterruptcontroller)aserviceroutinefromthecore.
CPUBG
BADDR31
IRQ5
CPUBusGrant
O
Thevalueofthe60xcorebusgrantisdrivenonthispinforthe
BADDR31useofanexternalL2cache.Thedrivenbusgrantisnon
qualified.thatis,intheIRQ5caseofexternalarbiter,theusershould
qualifythissignalwiththebusgrantinputtothePowerQUICCIIbefore
connectingittotheL2Cache.
Burstaddress31
O
Therearefiveburstaddressoutputsofthe60xmemorycontrollerused
intheexternalmasterconfigurationandareconnecteddirectlytothe
memorydevicescontrolledbyPowerQUICCII’smemorycontroller.
InterruptRequest5
I
Thisinputisoneoftheeightexternallinesthatcanrequest(bymeansof
theinternalinterruptcontroller)aserviceroutinefromthecore.
CPUDBG
CPUBusDataBusGrant
O
Thevalueofthe60xcoredatabusgrantisdrivenonthispinfortheuse
ofanexternalL2cache.
CPUBR
CPUBusRequest
O
Thevalueofthe60xcorebusrequestisdrivenonthispinfortheuseof
anexternalL2cache.
CS[0:9]
ChipSelect
O
Theseareoutputpinsthatenablespecificmemorydevicesor
peripheralsconnectedtoPowerQUICCIIbuses.
CS[10]
BCTL1
DBGDIS
ChipSelect
O
Thisisanoutputpinthatenablesspecificmemorydevicesor
peripheralsconnectedtoPowerQUICCIIbuses.
BufferControl1
O
Outputsignalwhosefunctionistocontrolbuffersonthe60xdatabus.
ThispinwillusuallybeusedwithBCTL0.Theexactfunctionofthispinis
definedbythevalueofSIUMCR[BCTLC].See6.5.1.8SIUModule
ConfigurationRegisterfordetails.
DataBusGrantDisable
O
ThisisanoutputwhenthePowerQUICCIIisinexternalarbitermode
andaninputwhenthePowerQUICCIIisininternalarbitermode.When
thispinisasserted,the60xbusarbitershouldnegateallofitsDBG
outputstopreventdatabuscontention.
CS[11]
AP[0]
ChipSelect
O
Outputthatenablesspecificmemorydevicesorperipheralsconnected
toPowerQUICCIIbuses.
AddressParity0
I/O
The60xmasterthatdrivestheaddressbus,alsodrivestheaddress
paritysignals.Thevaluedrivenonaddressparity0pinshouldprovide
oddparity(oddnumberof1’s)onthegroupofsignalsthatincludes
addressparity0andA[0:7].
BADDR[27:28]
BurstAddress27:28
O
Therearefiveburstaddressoutputpins.Thesepinsareoutputsofthe
60xmemorycontroller.Usedinexternalmasterconfigurationand
connecteddirectlytothememorydevicescontrolledbyPowerQUICC
II’smemorycontroller.
ALE
AddressLatchEnable
O
Thisoutputpincontrolstheexternaladdresslatchthatshouldbeusedin
externalmaster60xbusconfiguration.
BCTLO
BufferControl0
AnOutputwhosefunctionistocontrolbuffersonthe60xdatabus.This
pinwillusuallybeusedwithBCTL1thatisMUXedonCS10.Theexact
functionofthispinisdefinedbythevalueofSIUMCR[BCTLC].See
6.5.1.8SIUModuleConfigurationRegisterfordetails.
Table4.
ExternalSignals(Continued)
Pin
SignalName
Type
Description
相關(guān)PDF資料
PDF描述
PC8260MTPU200 PowerPC-based Communications Processors
PC837AC NPN-OUTPUT DC-INPUT OPTOCOUPLER
PC817AB high density mounting type photocoupler
PC817AD NPN-OUTPUT DC-INPUT OPTOCOUPLER
PC817BC NPN-OUTPUT DC-INPUT OPTOCOUPLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PC8265A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PC8265A [Updated 9/03. 59 Pages]
PC8265AMTPUMHBC 制造商:e2v technologies 功能描述:BASED COMMUNICATIONS PROCESSOR 480TBGA - Trays
PC826N 制造商:Laird Technologies Inc 功能描述:CELL BAND 880-960 MHZ, 6 ELEMENT, 11 DBI YAGI ANTENNA WITH 12 OF COAXIAL CABLE TERMINATED IN A TYPE N FEMALE CONNECTOR
PC827 功能描述:PHOTOCOUPLER 2CH TRAN OUT 8-DIP RoHS:否 類別:隔離器 >> 光隔離器 - 晶體管,光電輸出 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 通道數(shù):2 輸入類型:DC 電壓 - 隔離:2500Vrms 電流傳輸比(最小值):7% @ 16mA 電流傳輸比(最大):50% @ 16mA 輸出電壓:20V 電流 - 輸出 / 通道:8mA 電流 - DC 正向(If):25mA Vce飽和(最大):- 輸出類型:有 Vcc 的晶體管 安裝類型:通孔 封裝/外殼:8-DIP(0.400",10.16mm) 包裝:管件 其它名稱:HCPL-2530W
PC-827 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:High Density Mounting Type Photocoupler