參數(shù)資料
型號: ORSO42G5-EV
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 9/153頁
文件大?。?/td> 0K
描述: BOARD EVAL DEV PLATFORM ORSO42G5
標準包裝: 1
系列: ORCA® 4 系列
類型: FPGA
適用于相關產(chǎn)品: ORSO42G5
所含物品: 板,線纜,電源
其它名稱: ORSO42G5EV
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
106
30A0B
[0:2]
RSVD
00
Reserved
[3]
CELL_DRP_B2
Cell Drop, CELL_DRP_B2 = 1 indicates that a
cell has been dropped from the link group BC
and BD
Cell
[4]
CELL_DRP_B1
Cell Drop, CELL_DRP_B1 = 1 indicates that a
cell has been dropped from the link group BB
and BA
Cell
[5]
CELL_DRP_A2
Cell Drop, CELL_DRP_A2 = 1 indicates that a
cell has been dropped from the link group AC
and AD
Cell
[6]
CELL_DRP_A1
Cell Drop, CELL_DRP_A1 = 1 indicates that a
cell has been dropped from the link group AB
and AA
Cell
[7]
CELL_DRP_ALL8
CELL_DRP_ALL8 = 1 indicates that cells have
been dropped on link group comprising of all 8
channels
Cell
30A0C
[0]
RSVD
00
Reserved
[1]
SYNC4_B_OOS
SYNC4_B_OOS = 1 indicates that channels
cannot be aligned within the 4 links in block B in
SONET mode
SONET
[2]
SYNC2_B2_OOS
SYNC2_B2_OOS = 1 indicates that channels
cannot be aligned within the links BC and BD in
SONET mode
SONET
[3]
SYNC2_B1_OOS
SYNC2_B1_OOS = 1 indicates that channels
cannot be aligned within the links BB and BA in
SONET mode
SONET
[4]
SYNC4_A_OOS
SYNC4_A_OOS = 1 indicates that channels
cannot be aligned within the 4 links in block A in
SONET mode
SONET
[5]
SYNC2_A2_OOS
SYNC2_A2_OOS = 1 indicates that channels
cannot be aligned within the AC and AD links in
SONET mode
SONET
[6]
SYNC2_A1_OOS
SYNC2_A1_OOS = 1 indicates that channels
cannot be aligned within the AB and AD links in
SONET mode
SONET
[7]
SYNC8_OOS
SYNC8_OOS = 1 indicates that channels can-
not be aligned within the 8 channels in SONET
mode
SONET
Table 36. Common Control Register Descriptions – ORSO82G5 (Continued)
(0x)
Absolute
Address
Bit
Name
Reset
Value
(0x)
Description
Mode
相關PDF資料
PDF描述
EEM22DTAT-S189 CONN EDGECARD 44POS R/A .156 SLD
ECC20DRES CONN EDGECARD 40POS .100 EYELET
AT-S-26-4/4/W-25-R MOD CORD STANDARD 4-4 WHITE 25'
EEC40DREI CONN EDGECARD 80POS .100 EYELET
0210490869 CABLE JUMPER 1.25MM .203M 17POS
相關代理商/技術參數(shù)
參數(shù)描述
ORSO82G5 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:0.6 to 2.7 Gbps SONET Backplane Interface FPSCs
ORSO82G5-1BM680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO82G5-1BM680I 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO82G5-1F680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 ORCA FPSC 2.7GBITS/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO82G5-1F680I 功能描述:FPGA - 現(xiàn)場可編程門陣列 ORCA FPSC 2.7Gbits/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256