- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄189259 > NT5DS64M8BF-6KI (NANYA TECHNOLOGY CORP) DDR DRAM, PBGA60 PDF資料下載
參數(shù)資料
| 型號(hào)： | NT5DS64M8BF-6KI |
| 廠商： | NANYA TECHNOLOGY CORP |
| 元件分類： | DRAM |
| 英文描述： | DDR DRAM, PBGA60 |
| 封裝： | 1 MM PITCH, WBGA-60 |
| 文件頁數(shù)： | 47/79頁 |
| 文件大小： | 6238K |
| 代理商： | NT5DS64M8BF-6KI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁
NT5DS128M4BF
NT5DS128M4BT
NT5DS128M4BG
NT5DS128M4BS
NT5DS64M8BF
NT5DS64M8BT
NT5DS64M8BG
NT5DS64M8BS
NT5DS32M16BF
NT5DS32M16BT
NT5DS32M16BG
NT5DS32M16BS
512Mb DDR SDRAM
REV 1.3
11/2007
51
NANYA TECHNOLOGY CORP. All rights reserved.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
Read (With
Auto Precharge)
L
H
Active
Select and activate row
1-6
L
H
L
H
Read
Select column and start new Read burst
1-7,10
L
H
L
Write
Select column and start Write burst
1-7,9,10
L
H
L
Precharge
1-6
Write (With
Auto Precharge)
L
H
Active
Select and activate row
1-6
L
H
L
H
Read
Select column and start Read burst
1-7,10
L
H
L
Write
Select column and start new Write burst
1-7,10
L
H
L
Precharge
1-6
Truth Table 4: Current State Bank n - Command to Bank m (Different bank)
(Part 2 of 2)
Current State
CS
RAS
CAS
WE
Command
Action
Notes
1. This table applies when CKE n-1 was high and CKE n is high (see Truth Table 2: Clock Enable (CKE) and after tXSNR / tXSRD has been
met (if the previous state was self refresh).
2. This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are
those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are cov-
ered in the notes below.
3. Current state definitions:
Idle:
The bank has been precharged, and tRP has been met.
Row Active:
A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are
in progress.
Read:
A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
Write:
A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
Read with Auto Precharge Enabled: See note 10.
Write with Auto Precharge Enabled: See note 10.
4. Auto Refresh and Mode Register Set commands may only be issued when all banks are idle.
5. A Burst Terminate command cannot be issued to another bank; it applies to the bank represented by the current state only.
6. All states and sequences not shown are illegal or reserved.
7. Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with
Auto Precharge disabled.
8. Requires appropriate DM masking.
9. A Write command may be applied after the completion of data output.
10. The Read with Auto Precharge enabled or Write with Auto Precharge enabled states can each be broken into two parts: the access
period and the precharge period. For Read with Auto Precharge, the precharge period is defined as if the same burst was executed with
Auto Precharge disabled and then followed with the earliest possible Precharge command that still accesses all of the data in the burst.
For Write with Auto Precharge, the precharge period begins when tWR ends, with tWR measured as if Auto Precharge was disabled. The
access period starts with registration of the command and ends where the precharge period (or tRP) begins. During the precharge period
of the Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states, Active, Precharge, Read, and Write commands to
the other bank may be applied; during the access period, only Active and Precharge commands to the other bank may be applied. In
either case, all other related limitations apply (e.g. contention between Read data and Write data must be avoided).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NT5SE8M16DS-6K | 8M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54 |
| NT5SV8M8DT-7 | 8M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| NTC1111-20MHZ | Analog IC |
| NTC1111-SERIES | Analog IC |
| NTC1120-12.8MHZ | Analog IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NT5S10001BA20 | 功能描述:金屬膜電阻器 - 透孔 NT5 S 10K 0,1% AM500 e3 RoHS:否 制造商:IRC 電阻:63.4 kOhms 容差:1 % 功率額定值:100 mW 電壓額定值:200 V 溫度系數(shù):100 PPM / C 端接類型:Axial 工作溫度范圍: 尺寸:2.3 mm Dia. x 6.4 mm L 封裝:Bulk |
| NT5S10001FA20 | 功能描述:金屬膜電阻器 - 透孔 NT5 S 10K 1% AM500 e3 RoHS:否 制造商:IRC 電阻:63.4 kOhms 容差:1 % 功率額定值:100 mW 電壓額定值:200 V 溫度系數(shù):100 PPM / C 端接類型:Axial 工作溫度范圍: 尺寸:2.3 mm Dia. x 6.4 mm L 封裝:Bulk |
| NT5S10002BA20 | 功能描述:金屬膜電阻器 - 透孔 NT5 S 100K 0,1% AM500 e3 RoHS:否 制造商:IRC 電阻:63.4 kOhms 容差:1 % 功率額定值:100 mW 電壓額定值:200 V 溫度系數(shù):100 PPM / C 端接類型:Axial 工作溫度范圍: 尺寸:2.3 mm Dia. x 6.4 mm L 封裝:Bulk |
| NT5S131R6BA20 | 功能描述:金屬膜電阻器 - 透孔 NT5 S 131U6 0,1% AM500 e3 RoHS:否 制造商:IRC 電阻:63.4 kOhms 容差:1 % 功率額定值:100 mW 電壓額定值:200 V 溫度系數(shù):100 PPM / C 端接類型:Axial 工作溫度范圍: 尺寸:2.3 mm Dia. x 6.4 mm L 封裝:Bulk |
| NT5S15000FA20 | 功能描述:金屬膜電阻器 - 透孔 NT5 S 1K5 1% AM500 e3 RoHS:否 制造商:IRC 電阻:63.4 kOhms 容差:1 % 功率額定值:100 mW 電壓額定值:200 V 溫度系數(shù):100 PPM / C 端接類型:Axial 工作溫度范圍: 尺寸:2.3 mm Dia. x 6.4 mm L 封裝:Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。