參數(shù)資料
型號: MT9300B
廠商: Mitel Networks Corporation
英文描述: Multi-Channel Voice Echo Canceller(多通道話音回聲消除器)
中文描述: 多通道語音回聲消除器(多通道話音回聲消除器)
文件頁數(shù): 8/37頁
文件大?。?/td> 179K
代理商: MT9300B
MT9300B
Advance Information
8
Path Change Detector
Integrated into the MT9300B is a Path Change
Detector. This permits fast reconvergence when a
major change occurs in the echo channel. Subtle
changes in the echo channel are also tracked
automatically once convergence is achieved, but at a
much slower speed.
The Path Change Detector is activated by setting the
PathDet bit in Control Register A3/B3 to "1". An
optional path clearing feature can be enabled by
setting the PathClr bit in Control Register A3/B3 to
"1". With path clearing turned on, the existing echo
channel estimate will also be cleared (i.e. the
adaptive filter will be filled with zeroes) upon
detection of a major path change.
Non-Linear Processor (NLP)
After echo cancellation, there is always a small
amount of residual echo which may still be audible.
The MT9300B uses an NLP to remove residual echo
signals which have a level lower than the Adaptive
Suppression
Threshold
threshold depends upon the level of the Rin (Lrin)
reference signal as well as the programmed value of
the
Non-Linear
Processor
(NLPTHR). TSUP can be calculated by the following
equation:
(TSUP
in
G.168).
This
Threshold
register
TSUP = Lrin + 20log
10
(NLPTHR)
where
Threshold register value and Lrin is the relative
power level expressed in dBm0.
NLPTHR
is
the
Non-Linear
Processor
When the level of residual error signal falls below
TSUP, the NLP is activated further attenuating the
residual signal by an additional 36 dB. To prevent a
perceived decrease in background noise due to the
activation of the NLP, a spectrally-shaped comfort
noise, equivalent in power level to the background
noise, is injected. This keeps the perceived noise
level constant. Consequently, the user does not hear
the activation and de-activation of the NLP.
The NLP processor can be disabled by setting the
NLPDis bit to “1” in Control Register 2.
The NLPTHR register is 16 bits wide. The register
value in hexadecimal can be calculated with the
following equation:
NLPTHR
(hex)
= hex(NLPTHR
(dec)
* 32768)
where 0 < NLPTHR
(dec)
< 1
The comfort noise injector can be disabled by setting
the INJDis bit to “1” in Control Register A1/B1. It
should be noted that the NLPTHR is valid and the
comfort noise injection is active only when the NLP is
enabled.
If the comfort noise injector is unable to correctly
match the level of the background noise (because of
peculiar spectral characteristics, for example), the
injected level can be fine-tuned using the Noise
Scaling register. A neutral value of 80
(hex)
will
prevent any scaling. Values less than 80
(hex)
will
reduce the noise level, values greater than 80
(hex)
will increase the noise level. The scaling is done
linearly.
Example:
To decrease the comfort noise level
by 3 dB, the register value would be
10 ^ (-3 / 20) * 128
= 0.71 * 128
= 91
(dec)
= 5B
(hex)
The default factory setting for the Noise Scaling
register should be adequate for most operating
environments. It is unlikely that it will need to be
changed. It has also been set to a value which will
ensure G.168 compliance.
Disable Tone Detector
G.165 recommendation defines the disable tone as
having
the
following
characteristics:
(
±
21Hz) sine wave, a power level between -6 to
-31dBm0, and a phase reversal of 180 degrees (
±
25
degrees) every 450ms (
±
25ms). If the disable tone is
present for a minimum of one second with at least
one phase reversal, the Tone Detector will trigger.
2100
Hz
G.164 recommendation defines the disable tone as a
2100 Hz (
±
21Hz) sine wave with a power level
between 0 to -31dBm0. If the disable tone is present
for a minimum of 400 milliseconds, with or without
phase reversal, the Tone Detector will trigger.
The MT9300B has two Tone Detectors per channels
(for a total of 64) in order to monitor the occurrence
of a valid disable tone on both Rin and Sin. Upon
detection of a disable tone, TD bit of the Status
Register will indicate logic high and an interrupt is
generated (i.e. IRQ pin low). Refer to Figure 5 and to
the
Interrupts
section.
相關PDF資料
PDF描述
MT9V011 1/4-INCH VGA CMOS ACTIVE-PIXEL DIGITAL IMAGE SENSOR
MT9V011P11ST 1/4-INCH VGA CMOS ACTIVE-PIXEL DIGITAL IMAGE SENSOR
MTCF004A 4Mb CompactFlash Card(4MB閃速存儲器卡)
MTPH Wet Tantalum Capacitors
MTPH106K030P1A Wet Tantalum Capacitors
相關代理商/技術參數(shù)
參數(shù)描述
MT9300BL 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel Voice Echo Canceller
MT9300BV 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel Voice Echo Canceller
MT9315 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:CMOS Acoustic Echo Canceller
MT9315AE 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:CMOS Acoustic Echo Canceller
MT9315AP 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:CMOS Acoustic Echo Canceller