參數(shù)資料
型號(hào): MT9300B
廠商: Mitel Networks Corporation
英文描述: Multi-Channel Voice Echo Canceller(多通道話音回聲消除器)
中文描述: 多通道語音回聲消除器(多通道話音回聲消除器)
文件頁(yè)數(shù): 23/37頁(yè)
文件大?。?/td> 179K
代理商: MT9300B
MT9300B
Advance Information
23
Bit
Name
Description
7
WR_all
Write all control bit: When high, Group 0-15 Echo Cancellers Registers are mapped
into 0000h to 0003Fh which is Group 0 address mapping. Useful to initialize the 16
Groups of Echo Cancellers as per Group 0.
When low, address mapping is per Figure 8.
Note:
Only the
Main Control Register 0
has the WR_all bit.
6
ODE
Output Data Enable: This control bit is logically AND’d with the ODE input pin. When
both ODE bit and ODE input pin are high, the Rout and Sout outputs are enabled.
When the ODE bit is low or the ODE input pin is low, the Rout and Sout outputs are
high impedance
.
Note:
Only the
Main Control Register 0
has the ODE bit.
5
MIRQ
Mask Interrupt: When high, all the interrupts from the Tone Detectors output are
masked. The Tone Detectors operate as specified in their Echo Canceller B, Control
Register 2.
When low, the Tone Detectors Interrupts are active.
Note:
Only the
Main Control Register 0
has the MIRQ bit.
4
MTDBI
Mask Tone Detector B Interrupt: When high, the Tone Detector interrupt output from
Echo Canceller B is masked. The Tone Detector operates as specified in Echo
Canceller B, Control Register 2.
When low, the Tone Detector B Interrupt is active.
3
MTDAI
Mask Tone Detector A Interrupt: When high, the Tone Detector interrupt output from
Echo Canceller A is masked. The Tone Detector operates as specified in Echo
Canceller A, Control Register 2.
When low, the Tone Detector A Interrupt is active.
2
Format
ITU-T/Sign Mag: When high, both Echo Cancellers A and B for a given group, accept
ITU-T (G.711) PCM code.
When low, both Echo Cancellers A and B for a given group, accept sign-magnitude
PCM code
.
1
LAW
A/
μ
Law: When high, both Echo Cancellers A and B for a given group, accept A-Law
companded PCM code.
When low, both Echo Cancellers A and B for a given group, accept
μ
-Law companded
PCM code.
0
PWUP
Power-UP: When high, both Echo Cancellers A and B and Tone Detectors for a given
group, are active.
When low, both Echo Cancellers A and B and Tone Detectors for a given group, are
placed in Power Down mode. In this mode, the corresponding PCM data are bypassed
from Rin to Rout and from Sin to Sout with two frames delay.
When the PWUP bit toggles from zero to one, the echo canceller A and B execute their
initialization routine which presets their registers, Base Address+00H to Base
Address+3FH, to default Reset Value and clears the Adaptive Filter coefficients.
Two frames are necessary for the initialization routine to execute properly. Once the
initialization routine is executed, the user can set the per channel Control Registers for
their specific application.
Main Control Register 0
(EC group 0)
Read/Write Address: 400
H
PWUP
LAW
Format
MTDAI
MTDBI
MIRQ
ODE
WR_all
7
6
5
4
3
2
1
0
Reset Value:
00
H
相關(guān)PDF資料
PDF描述
MT9V011 1/4-INCH VGA CMOS ACTIVE-PIXEL DIGITAL IMAGE SENSOR
MT9V011P11ST 1/4-INCH VGA CMOS ACTIVE-PIXEL DIGITAL IMAGE SENSOR
MTCF004A 4Mb CompactFlash Card(4MB閃速存儲(chǔ)器卡)
MTPH Wet Tantalum Capacitors
MTPH106K030P1A Wet Tantalum Capacitors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9300BL 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel Voice Echo Canceller
MT9300BV 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel Voice Echo Canceller
MT9315 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:CMOS Acoustic Echo Canceller
MT9315AE 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:CMOS Acoustic Echo Canceller
MT9315AP 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:CMOS Acoustic Echo Canceller