- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359234 > MT90520 (Zarlink Semiconductor Inc.) 8-Port Primary Rate Circuit Emulation AAL1 SAR PDF資料下載
參數(shù)資料
| 型號： | MT90520 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| 中文描述： | 8端口基本速率電路仿真AAL1特區(qū) |
| 文件頁數(shù)： | 67/180頁 |
| 文件大?。?/td> | 1736K |
| 代理商： | MT90520 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁當前第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁
MT90520
Data Sheet
67
Zarlink Semiconductor Inc.
The UDT RX_SAR and SDT RX_SAR modules are explained in the following sections.
In Section 4.6.1.2, the use of Reassembly Control Structures is detailed. These control structures, which are stored
in internal memory, control the operation of the UDT RX_SAR and the SDT RX_SAR on a per-VC basis.
The flow of the documentation starting in Section 4.6.1.3 on page 71 generally follows the flow of received cells
through the data path shown in Figure 26.
4.6.1.2 Reassembly Control Structures
The UDT RX_SAR and the SDT RX_SAR are both instantiated only once per MT90520 device. As a result, each
module must handle all of the cells being received at the device in a particular mode of operation. However, due to
the nature of the device, it is possible for multiple cell streams (i.e., cells being carried on different VCs) to be
received at the MT90520’s UTOPIA receive interface and then sent for processing by one of the RX_SARs. In order
to keep statistics and other information (e.g., current state of the Correction/Detection state machine, last received
sequence number) updated on a per-VC basis, the MT90520 employs two internal memories (one each for the
UDT RX_SAR and the SDT RX_SAR) to hold Reassembly Control Structures. The user must configure a control
structure for each VC which is receiving cells via the MT90520.
UDT Reassembly Control Structures
Within the UDT RX_SAR, there is an internal memory which can be configured to hold up to 8 UDT Reassembly
Control Structures (one per port). Each UDT Reassembly Control Structure is allocated a 32-byte block. The control
structures for the various ports must be located at pre-defined locations within the internal memory. If the data on a
VC is destined for port 0, the UDT Reassembly Control Structure for the VC must be programmed to begin at CPU
byte-address BE000h (the base address for the UDT Reassembly Control Structure memory in the MT90520
memory map). The control structure for a VC destined for port 1 must be configured to start at CPU byte-address
BE020h, and so on.
All of the fields within the control structure are explained in the text accompanying Figure 27. Upon initialization,
only a few of the fields within the UDT Reassembly Control Structure need to be explicitly configured by the user.
VC TDM Port
must be configured to match the desired destination port for the VC’s data. As such, the only
permissible values for this field are “000” (representing port 0) to “111” (representing port 7). If SRTS or Adaptive
clock recovery methods are to be employed on the VC, the appropriate configuration bit (either
S
or
A
) must be set.
As well, the
Maximum Lead
field must be configured to a value which accounts for the expected cell delay
variation (CDV) of the network, and the desired distance to be maintained between the UDT RX_SAR’s write
pointer and the TDM module’s read pointer. More details regarding the programming of Maximum Lead are given
within the section “UDT Reassembly Circular Buffers” on page 78. All of the remaining fields within the UDT
Reassembly Control Structure must be cleared to ‘0’ upon initialization. This ensures that the statistics and status
fields for the VC are configured to start with cleared values.
For debug and statistics-gathering purposes, the CPU can read the UDT Reassembly Control Structure contents.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90520AG | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT9072 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AV | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90820 | Large Digital Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90520AG | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90520AG2 | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90528 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG2 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。