- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359234 > MT90520 (Zarlink Semiconductor Inc.) 8-Port Primary Rate Circuit Emulation AAL1 SAR PDF資料下載
參數(shù)資料
| 型號： | MT90520 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| 中文描述： | 8端口基本速率電路仿真AAL1特區(qū) |
| 文件頁數(shù)： | 51/180頁 |
| 文件大?。?/td> | 1736K |
| 代理商： | MT90520 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當(dāng)前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁
MT90520
Data Sheet
51
Zarlink Semiconductor Inc.
mode, the TX UTOPIA Interface complies with the receive sub-section of the multi-PHY section of the ATM Forum
specification.
The TX UTOPIA Interface can be configured to operate in a variety of modes. The TX UTOPIA can operate in PHY
or ATM mode, using Level 1 or Level 2 mode, with a 16-bit or 8-bit interface. The user selects between these
different modes by programming the UTOPIA Configuration Register at byte address 4000h.
When operating in 16-bit mode, the cells transmitted by the interface are 54 bytes long, whereas when operating in
8-bit mode, the cells transmitted by the interface are 53 bytes long. When operating in 8-bit mode, the upper 8 bits
of the outgoing data bus (UTO_OUT_DATA[15:8]) are not used.
When operating in Level 1 mode, the ATM Forum only specifies UTO_OUT_CLK to a maximum clock speed of
25 MHz. The user, however, is able to use the interface at speeds of up to 52 MHz, if desired.
TX UTOPIA FIFO
The main role of the TX UTOPIA FIFO is to act as a buffer between the TX_SAR and the TX UTOPIA Interface.
This buffer is necessary because it is possible for the UTOPIA bus to be halted (i.e., not able to transmit) while the
TX_SAR continues to assemble cells. This is an 8-cell deep FIFO.
TX Parity
The TX Parity sub-module generates an odd parity bit over the outgoing UTOPIA data (UTO_OUT_DATA[7:0] in 8-
bit mode, and UTO_OUT_DATA[15:0] in 16-bit mode). The resulting parity bit (UTO_OUT_PAR) is transmitted to
the external device to which the TX UTOPIA Interface is connected.
4.4.1.2 Reassembly Direction
RX UTOPIA Interface
The primary function of the RX UTOPIA Interface is to receive ATM cells (in accordance with the ATM Forum’s
Level 2 UTOPIA specification), from devices which are external to the MT90520 chip. The interface can operate in
either ATM or PHY mode. When the interface is operating in ATM mode, it complies with the receive portion of the
ATM Forum specification. When the interface operates in PHY mode, it complies with the transmit portion of the
ATM Forum specification. In addition, when operating in PHY mode, the RX UTOPIA Interface complies with the
transmit sub-section of the multi-PHY section of the ATM Forum specification.
In the same manner as the TX UTOPIA Interface, the RX UTOPIA Interface can be configured to operate in a
variety of modes. It can operate in PHY or ATM mode, in Level 1 or Level 2 mode, with a 16-bit or an 8-bit interface.
The user selects between these different modes by programming the UTOPIA Configuration Register (at byte
address 4000h).
When operating in 16-bit mode, the cells received by the interface are 54 bytes long; when operating in 8-bit mode,
the cells being received are 53 bytes long. When operating in 8-bit mode, the upper 8 bits of the incoming data bus
(UTO_IN_DATA[15:8]) are not used.
When operating in Level 1 mode, the ATM Forum only specifies UTO_IN_CLK to a maximum clock speed of
25 MHz. However, the user is able to use the interface at speeds of up to 52 MHz, if desired.
OAM & VPI/VCI Filter
The role of the OAM & VPI/VCI filter sub-module is to limit unnecessary VPI/VCI comparison and look-up table
accesses. The filter allows only certain cells to be written into the Receive UTOPIA FIFO of the MT90520 and
discards unwanted cells. Unwanted cells fall into three categories:
null cells (i.e., cells with VPI = 0 and VCI = 0); these cells are automatically discarded.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90520AG | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT9072 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AV | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90820 | Large Digital Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90520AG | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90520AG2 | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90528 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG2 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。