- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26839 > MPC9894VFR2 (INTEGRATED DEVICE TECHNOLOGY INC) 9894 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA100 PDF資料下載
參數(shù)資料
| 型號： | MPC9894VFR2 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 9894 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA100 |
| 封裝： | 11 X 11 MM, MAPBGA-100 |
| 文件頁數(shù)： | 9/28頁 |
| 文件大?。?/td> | 362K |
| 代理商： | MPC9894VFR2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Advanced Clock Drivers Devices
Freescale Semiconductor
17
MPC9894
POWER SUPPLY CONFIGURATION
The MPC9894 operates from either a 3.3 V or 2.5 V
voltage supply for the device core. The pin SEL_2P5V is
used to logically indicate the core supply voltage. This
selection is done by setting the pin to a logic 1 for 2.5 V or
logic 0 for 3.3 V operation.
The input and output supply voltage may be set for either
3.3 V or 2.5 V and can be individually set for inputs and banks
of outputs. Table 33. Power Supply Configuration lists the
supply pins and what pin or group of pins are associated with
each supply. Note, that for output skew and SPO
specifications to be valid the input, feedback input and output,
and the output bank must all be at the same voltage level.
Power Supply Sequencing and MR Operation
Figure 5 defines the release time and the minimum pulse
length for MR pin. The MR release time is based upon the
power supply being stable and within VDD specifications.
Refer to Table 39 for actual parameter values. The MPC9894
may be configured after release of reset and the outputs will
be stable for use after lock indication is obtained.
VDD must ramp up prior to or concurrent with the other
power supply pins. It is recommended that the maximum slew
rate for the VDD supply not exceed 0.5 V/ms.
Power Supply Bypassing
The MPC9894 is a mixed analog/digital product. The
differential architecture of the MPC9894 supports low noise
signal operation at high frequencies. In order to maintain its
superior signal quality, all VCC pins should be bypassed by
high-frequency ceramic capacitors connected to GND. If the
spectral frequencies of the internally generated switching
noise on the supply pins cross the series resonant point of an
individual bypass capacitor, its overall impedance begins to
look inductive and thus increases with increasing frequency.
The parallel capacitor combination shown ensures that a low
impedance path to ground exists for frequencies well above
the noise bandwidth.
Clock Outputs
The MPC9894 clock outputs are differential LVPECL
voltage compatible. The outputs are designed to drive a
single 50
impedance load that is properly terminated. The
media pin is used to select between either of two output
termination techniques.
Selection of media = 0 sets all of the outputs to drive up to
50
parallel terminated (to VTT) transmission lines. With
media = 1 the outputs are designed to drive 50
transmission line terminated with a single 100 differential load
these termination techniques. Note, that the traditional output
pulldown resistors for emitter follower biasing are not
required for the MPC9894. If external feedback is used, the
QFB output must be terminated with the same technique as
selected with the media pin. Once a termination technique is
chosen, that technique must be used for all MPC9894
outputs to guarantee output skew timing.
The recommended termination technique is media = 1.
This provides a simpler termination method and also reduces
overall power consumption of the MPC9894. Unused outputs
may be powered-down via the Output Power-Up and
Feedback Power-Up registers to conserve power. If external
feedback is selected the programming of the PWR_QFB bit
is ignored.
Table 33. Power Supply Configuration
Supply Voltage
Description
Value
VDD
Positive power supply for the device core, output status and control inputs. (3.3 V or 2.5 V)
3.3 V or 2.5 V
VDDAB
Supply voltage for output banks A and B (QA0 through QB1)
3.3 V or 2.5 V
VDDCD
Supply voltage for output banks A and B (QC0 through QD1) and QFB
3.3 V or 2.5 V
VDDIC(1)
1. VDDIC (Supply of FB_IN) must be equal to VDDCD (Supply of QFB) to ensure the SPO specification is met.
Supply voltage for differential inputs clock inputs CLK0 to CLK3 and FB_IN
3.3 V or 2.5 V
VDDA
Clean supply for Analog portions of the PLL (This voltage is derived via an RC filter from the VDD supply) Derived from VDD
Figure 5. MR Operation
MR
VDD
treset_rel
treset_pulse
Figure 6. VCC Power Supply Bypass
VDD
VDDA
MPC9894
TBD
RS
VDD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC998FAR2 | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC998FA | 998 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9990FAR2 | PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| MPC9991FAR2 | PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| MPC99J93FAR2 | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC9894VM | 制造商:IDT from Components Direct 功能描述:IDT MPC9894VM PLL - Trays 制造商:IDT 功能描述:IDT MPC9894VM PLL |
| MPC990 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC990F18 F44A WAF | 制造商:Motorola Inc 功能描述: |
| MPC991 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC991FA | 制造商:Motorola Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。