- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄26839 > MPC9894VFR2 (INTEGRATED DEVICE TECHNOLOGY INC) 9894 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA100 PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC9894VFR2 |
| 廠(chǎng)商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類(lèi)： | 時(shí)鐘及定時(shí) |
| 英文描述： | 9894 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA100 |
| 封裝： | 11 X 11 MM, MAPBGA-100 |
| 文件頁(yè)數(shù)： | 8/28頁(yè) |
| 文件大?。?/td> | 362K |
| 代理商： | MPC9894VFR2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
Advanced Clock Drivers Devices
16
Freescale Semiconductor
MPC9894
IEEE STD.1149.1(JTAG)
This section describes the IEEE Std. 1149.1 compliant
Test Access Port (TAP) and Boundary Scan Architecture
implementation in the MPC9894. Special private instructions
are provided to assist in production test control. These
instructions combined with control of the test mode inputs
and the use of shared inputs and outputs provide for full
production test mode access and control.
Test Access Port Interface Signals
Table 29 lists the TAP interface signals and their
descriptions.
Instruction Register
Instructions
Table 31 lists the public instructions provided in the
implementation and their instruction codes. Public
instructions are accessible by the customer for board test and
may also be used for production chip test.
Boundary-Scan Register
A full description of the boundary scan register may be found in the BSDL file.
Device Identification Register (0x0281D01D)
Table 29. TAP Interface Signals
Signal Name
Description
Function
Direction
Active State
TCK
Test Clock
Test logic clock.
Input
—
TMS
Test Mode Select
TAP mode control input.
Input
—
TDI
Test Data In
Serial test instruction/data input.
Input
—
TRST_B
Test Reset Bar
Asynchronous test controller reset.
Input
—
TDO
Test Data Out
Serial test instruction/data output.
Output
—
Table 30. Instruction Register
Bit Position
43210
Field
IR
Capture-IR Value
00001
Table 31. TAP Controller Public Instructions
Instruction
Code
Enabled Serial Test Data Path
BYPASS
11111
Bypass Register
CLAMP
01100
Bypass Register
EXTEST
00000
Boundary Scan Register
HIGHZ
01001
Bypass Register
IDCODE
00001
ID Register
SAMPLE
00010
Boundary Scan Register
Table 32. Device Identification Register
Bit
Position
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
Field
Version
Part Number
Manufacturer ID
Value
0
010
10
00
01
11
01
00
011
10
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC998FAR2 | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC998FA | 998 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9990FAR2 | PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| MPC9991FAR2 | PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| MPC99J93FAR2 | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC9894VM | 制造商:IDT from Components Direct 功能描述:IDT MPC9894VM PLL - Trays 制造商:IDT 功能描述:IDT MPC9894VM PLL |
| MPC990 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC990F18 F44A WAF | 制造商:Motorola Inc 功能描述: |
| MPC991 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC991FA | 制造商:Motorola Inc 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。