- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26839 > MPC9894VFR2 (INTEGRATED DEVICE TECHNOLOGY INC) 9894 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA100 PDF資料下載
參數(shù)資料
| 型號： | MPC9894VFR2 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 9894 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA100 |
| 封裝： | 11 X 11 MM, MAPBGA-100 |
| 文件頁數(shù)： | 11/28頁 |
| 文件大?。?/td> | 362K |
| 代理商： | MPC9894VFR2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Advanced Clock Drivers Devices
Freescale Semiconductor
19
MPC9894
Table 37. PECL DC Characteristics (TJ = –40°C to +110°C)(1)
1. DC characteristics are design targets and pending characterization.
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
Differential PECL clock inputs (CLKx, CLKx and FB_IN, FB_IN)(2) for VDDIC = 3.3 V ±5% or VDDIC = 2.5 V ±5%
2. Clock inputs driven by PECL compatible signals.
VPKPK
AC Differential Input Voltage(3)
3. VPKPK is the minimum differential input voltage swing required to maintain AC characteristics.
0.2
1.3
V
Differential operation
VCMR
Differential Cross Point Voltage(4)
4. VCMR (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the VCMR (DC)
range and the input swing lies within the VPP (DC) specification.
1.25
VDD–0.3
V
Differential operation
IIN
Input Current(1)
±100
AVPP = 0.8 V and
VCMR =VDDL–0.7 V
Differential PECL clock outputs (QA0 to QD1 and QFB) for VDDAB,CD = 3.3 V ±5% or VDDAB,CD = 2.5 V ±5%
VOH
Output High Voltage
VDDAB,CD
–1.2
VDDAB,CD
–0.7
V
Termination 50
to VTT
VOL
Output Low Voltage
3.3
2.5
VDDAB,CD
–2.0
–1.9
VDDAB,CD
–1.5
–1.4
V
Termination 50
to VTT
ZOUT
Output Impedance
MEDIA = 0
Zdiff
MEDIA = 1
50
80
See Figure 7
See Figure 8
Table 38. LVCMOS I/O DC Characteristics (TJ = –40°C to +110°C)(1)
1. DC characteristics are design targets and pending characterization.
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
Single-ended LVCMOS inputs for VDD = 3.3 V ±5%
VIH
Input High Voltage
2.0
VDD + 0.3
V
LVCMOS
VIL
Input Low Voltage
0.8
V
LVCMOS
VOH
Output High Voltage
2.4
V
IOH = –6 mA
VOL
Output Low Voltage
0.4
V
IOL =6 mA
Single-ended LVCMOS inputs for VDD = 2.5 V ±5%
VIH
Input High Voltage
1.7
VDD + 0.3
V
LVCMOS
VIL
Input Low Voltage
0.7
V
LVCMOS
VOH
Output High Voltage
1.9
V
IOH = –6 mA
VOL
Output Low Voltage
0.4
V
IOL =6 mA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC998FAR2 | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC998FA | 998 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9990FAR2 | PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| MPC9991FAR2 | PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| MPC99J93FAR2 | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC9894VM | 制造商:IDT from Components Direct 功能描述:IDT MPC9894VM PLL - Trays 制造商:IDT 功能描述:IDT MPC9894VM PLL |
| MPC990 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC990F18 F44A WAF | 制造商:Motorola Inc 功能描述: |
| MPC991 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC991FA | 制造商:Motorola Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。