- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26839 > MPC9894VFR2 (INTEGRATED DEVICE TECHNOLOGY INC) 9894 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA100 PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC9894VFR2 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 9894 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA100 |
| 封裝： | 11 X 11 MM, MAPBGA-100 |
| 文件頁數(shù)： | 4/28頁 |
| 文件大?。?/td> | 362K |
| 代理商： | MPC9894VFR2 |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Advanced Clock Drivers Devices
12
Freescale Semiconductor
MPC9894
Output Configuration Register
The output configuration register is divided into four,
2 bit-groups with each group selecting the divide ratio for
output banks A through bank D, refer to Table 12. For each
bank, four output divider settings (
÷2, ÷4, ÷8, ÷16) are
available, refer to Table 12.
Mode Configuration Register
The mode configuration register, refer to Table 14, is a
read/write register and contains the fields for mode selection
as well as alarm reset.
The mode of the MPC9894 may be changed by writing the
three least significant Mode Configuration Register bits to the
desired value. The current idcs mode of the MPC9894 may
be obtained by reading this register.
The alarm reset bits, found in bit positions 6 thru 3, may be
used to individually reset the status flags of register 5. Each
of these flag bits are associated with the four clock inputs pins
and indicate a failed clock input. Clearing of a clock status
flag is performed by writing a logic 1 to the individual bit (or
bits if more than one flag is to be cleared). Care should be
taken to insure that the idcs mode information is written to the
proper value when resetting the clock status bits. The four
alarm reset bits always read as a logic 0. If a clock input
status flag is cleared and the clock input is still in a failed
state, the status flag will go set within 4 clock cycles after
being cleared.
Table 12. Output Configuration Register (Register 1 — Read/Write)
Bit
76543210
Description
FSEL_A[1:0]
FSEL_B[1:0]
FSEL_C[1:0]
FSEL_D[1:0]
Reset default
00000000
Preset default
00001010
Table 13. PLL Output Divider N (FSEL_A to FSEL_D)
FSEL_x[1:0]
Value
00
÷2
01
÷4
10
÷8
11
÷16
Table 14. Mode Configuration and Alarm Reset Register (Register 2 — Read/Write)
Bit
7
6
5
4
3
2
1
0
Description
not used
ALARM_RST[3:0] (Refer to Table 15)
IDCS_MODE[2:0] (Refer to Table 16)
Reset default
n/a
0
1
Preset default
n/a
1
0
Table 15. Individual Reset of CLK_STAT[x] Bits
ALARM_RST[x]
Description
0
No action
1
The status flag CLK_STAT[x] is cleared by setting of this bit. (bit always reads as zero)
Table 16. MPC9894 IDCS Configuration(1)
1. This is a repeat of Table 8.
IDCS_MODE [2:0]
Description
Primary clock
Secondary clock(2)
2. For CLK_VALID[3:0] = 1111 and input clock validity.
Tertiary clock(2)
Quaternary clock(2)
000
Manual
CLK0
n/a
001
CLK1
n/a
010
CLK2
n/a
011
CLK3
n/a
100
Automatic
CLK0
CLK1
CLK2
CLK3
101
CLK1
CLK2
CLK3
CLK0
110
CLK2
CLK3
CLK0
CLK1
111
CLK3
CLK0
CLK1
CLK2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC998FAR2 | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC998FA | 998 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9990FAR2 | PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| MPC9991FAR2 | PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| MPC99J93FAR2 | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC9894VM | 制造商:IDT from Components Direct 功能描述:IDT MPC9894VM PLL - Trays 制造商:IDT 功能描述:IDT MPC9894VM PLL |
| MPC990 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC990F18 F44A WAF | 制造商:Motorola Inc 功能描述: |
| MPC991 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC991FA | 制造商:Motorola Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。