參數(shù)資料
型號(hào)： MPC9894VFR2
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類(lèi)： 時(shí)鐘及定時(shí)
英文描述： 9894 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA100
封裝： 11 X 11 MM, MAPBGA-100
文件頁(yè)數(shù)： 13/28頁(yè)
文件大?。?/td> 362K
代理商： MPC9894VFR2
Advanced Clock Drivers Devices
20
Freescale Semiconductor
MPC9894
Table 39. AC Characteristics (TJ = –40°C to +110°C)(1) (2)
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
VDD = 3.3 V ±5%, VDDAB,CD,IC = 3.3 V ±5% or VDDAB,CD,IC = 2.5 V ±5%
Input and output timing specification
fREF
Input reference frequency
Input reference frequency in PLL bypass mode(3)
21.25
28.33
56.66
42.5
85.0
113.32
170
42.5
56.67
113.34
85
170
226.68
340
MHz
Input_FB_Div[3:0] = 0
Input_FB_Div[3:0] = 1
Input_FB_Div[3:0] = 2
Input_FB_Div[3:0] = 3,4
Input_FB_Div[3:0] = 6,7,8
Input_FB_Div[3:0] = 10
Input_FB_Div[3:0] = 14,15
PLL bypass
fVCO
VCO frequency range(4)
340
680
MHz
fMAX
Output Frequency
÷2 output
÷4 output
÷8 output
÷16 output
170.0
85.0
42.5
21.25
340.0
170.0
85.0
42.5
MHz
PLL locked
fREFDC
Reference Input Duty Cycle
40
60
%
fREFacc
Input Frequency Accuracy(5)
5000
ppm
mae()
Misaligned Edge Specification
±600
±1600
ps
tr, tf
Output Rise/Fall Time
800
ps
20% to 80%
DC
Output duty cycle
47.5
50
52.5
%
fI2C
I2C frequency range
400
kHz
Differential input and output voltages
VPP
Differential input voltage(6) (peak-to-peak) (PECL)
1.3
V
VPP, OK
Differential input voltage(7) (peak-to-peak) (PECL)
0.3
V
VPP, NOK
Differential input voltage(8) (peak-to-peak) (PECL)
0.1
V
VO(P-P)
Differential output voltage (peak-to-peak) (PECL)
0.3
0.8
V
PLL and IDCS specifications
t()
Propagation Delay (static phase offset)
CLKX, CLKX to FB_IN, FB_IN
–100
150
ps
PLL locked with external
feedback selected
tsk(O)
Output-to-output Skew within a bank(9)
Output-to-output Skew across a bank(9)
50
100
ps
PER/CYC
Rate of change of period(10)
÷2 output
÷4 output
÷8 output
÷16 output
+40
+80
+120
+160
ps
slew_control = 1
PER/CYC
Rate of change of period(11)
÷2 output
÷4 output
÷8 output
÷16 output
±40
±80
±120
±160
ps
slew_control = 0
Jitter and bandwidth specifications
tJIT(CC)
Cycle-to-cycle jitter
RMS (1
σ)
10
ps
N = 2, 2, 2, 2
N = 4, 4, 4, 4
N = 8, 8, 8, 8
15
ps
N = 16, 16, 16, 16
tJIT(PER)
Period Jitter
RMS (1
σ)
10
ps
N = 2, 2, 2, 2
N = 4, 4, 4, 4
N = 8, 8, 8, 8
15
ps
N = 16, 16, 16, 16
tJIT()
I/O Phase Jitter
RMS (1
σ)30
ps
BW
PLL closed loop bandwidth(12)
2MHz
相關(guān)PDF資料
PDF描述
MPC998FAR2 PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC998FA 998 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC9990FAR2 PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48
MPC9991FAR2 PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52
MPC99J93FAR2 PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC9894VM 制造商:IDT from Components Direct 功能描述:IDT MPC9894VM PLL - Trays 制造商:IDT 功能描述:IDT MPC9894VM PLL
MPC990 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER
MPC990F18 F44A WAF 制造商:Motorola Inc 功能描述:
MPC991 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER
MPC991FA 制造商:Motorola Inc 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*