- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45331 > MK50H27Q25 (STMICROELECTRONICS) 1 CHANNEL(S), 51M bps, SERIAL COMM CONTROLLER, PQCC52 PDF資料下載
參數(shù)資料
| 型號： | MK50H27Q25 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), 51M bps, SERIAL COMM CONTROLLER, PQCC52 |
| 封裝： | PLASTIC, LCC-52 |
| 文件頁數(shù)： | 27/58頁 |
| 文件大小： | 621K |
| 代理商： | MK50H27Q25 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
4.2.7 Reserved
BIT
NAME
DESCRIPTION
15:00
0
Reserved, must be written as zeroes.
4.2.8 Statistics
A significant portion of the initialization buffer is reserved for statistical information collected by the
MK50H27. When a statistic is updated, the MK50H27 will read the appropriate statistic, increment it,
and then write it back out to memory. These statistics are intended for the use of the Host CPU for
statistical analysis. The MK50H27 will only increment these counters; it is up to the user to clear and
preset these counters. The statistics collected are:
Memory Address
Error Counter
IADR + 50
SL Failure - number of link failures due to abnormal FIB/BSN received.
IADR + 52
SL Failure - number of link failures due to excessive delays of
acknowledgement caused by timer T7 time out.
IADR + 54
SL Failure - number of link failures due to excessive SUERM error rate.
IADR + 56
SL Failure - number of link failures due to excessive congestion
caused by timer T6 time out.
IADR + 58
Number of alignment failures due to timers T2 or T3 timing out.
IADR + 60
Number of alignment failues due to AERM exceeded.
IADR + 62
Number of negative acknowledgements received.
IADR + 64
Number of Signal Units in error.
IADR + 66 - 122
Reserved. Must be programmed as zeroes.
IADR + 124
Number of SIB’s transmitted.
IADR + 126
Number of SIB’s received.
IADR + 128
Number of forced retransmissions caused by N1.
IADR + 130
Number of forced retransmissions caused by N2.
IADR + 132
Number of MSU’s retransmitted.
IADR + 134
Number of MSU octets retransmitted. This value includes the opening
and closing flags, BSN/BIB, FSN/FIB, LI, and the CK octets.
IADR + 136 - 198
Reserved. Must be programmed as zeroes.
Note:
IADR+144 - 151
Used for TTC JT-Q703 compliant timers Tf, Ts, To, and Ta if JSS7E=1.
See page 27 for details.
1
5
1
4
1
3
0
7
0
8
0
1
2
0
1
0
2
0
3
0
4
0
5
0
9
0
6
IADR + 48
RESERVED
MK50H27
33/56
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK50N512CLQ100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 |
| MK50X256CMC100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA121 |
| MK50N512CMC100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA121 |
| MK51DN512ZCLQ10 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 |
| MK51DN256ZCMD10 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK50H27Q33B | 功能描述:射頻無線雜項 SS7 Controller 33MHz RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel |
| MK50H27TQ25B | 制造商:STMicroelectronics 功能描述:SS7 HDLC CONTROL - Tape and Reel |
| MK50H27TQ33B | 功能描述:電信集成電路 SS7 Controller 33MHz RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| MK50H28 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MULTI LOGICAL LINK FRAME RELAY CONTROLLER |
| MK50H28DIP | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MULTI LOGICAL LINK FRAME RELAY CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復。