- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45316 > MD2534-D2G-X-P (SANDISK CORP) FLASH MEMORY DRIVE CONTROLLER, PBGA115 PDF資料下載
參數(shù)資料
| 型號： | MD2534-D2G-X-P |
| 廠商： | SANDISK CORP |
| 元件分類： | 存儲控制器/管理單元 |
| 英文描述： | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| 封裝： | 12 X 9 MM, 1.20 MM HEIGHT, FBGA-115 |
| 文件頁數(shù)： | 52/87頁 |
| 文件大?。?/td> | 1675K |
| 代理商： | MD2534-D2G-X-P |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁
Rev. 1.2
Design Considerations
mDOC H3 EFD Featuring Embedded TrueFFS Data Sheet
56
92-DS-1205-10
cycle made to mDOC must observe the multiplexed mode protocol. See Section 10 for more
information about the related timing requirements.
specifications for a multiplexed interface.
9.7
Implementing the Interrupt Mechanism
9.7.1
Hardware Configuration
To configure the hardware for working with the interrupt mechanism, the IRQ# ball should be
connected to a host interrupt input.
9.7.2
Software Configuration
IRQ# signal may be used by mDOC H3 to interrupt the host system, provided that device
interrupts are enabled. Interrupts can be enabled or disabled using the flHwConfig DOC Driver
API. For more information see the DOC Driver 1.0 Block Device (BD) Software Developer Kit
(SDK) Developer Guide. When asserted, the IRQ# signal will remain asserted until cleaned
(level only). This cleaning is performed automatically by the DOC Driver as part of the API
(read or write) completion.
mDOC H3 will interrupt the host system in the following cases:
Device is ready to receive a data block (excluding the first) during write operation.
When using DMA transfers:
On completion of block device operation to mDOC H3.
Device is ready to send a data block during a read operation.
9.8
DMA and Burst Operation
mDOC H3 enhances performance using various proprietary techniques among them are
Burst operation to read or write large chunks of data, providing a Burst speed.
DMA operation to release the CPU for other tasks in coordination with the platform’s
DMA controller. This is especially useful during the boot stage. Up to 128KB of data
can be transferred during a DMA operation.
9.8.1
DMA Operation
mDOC H3 provides a DMARQ# output that enables data transfer using the host DMA
controller. During DMA operation, the DMARQ# output is used to notify the host DMA
controller that data is ready to be read or written. mDOC H3 protocol enables such data transfer
up to the maximal size of 128KB per read or write operation.
The DMARQ# output sensitivity is selected by setting the EDGE bit in the DMA Control
register:
1. Edge DMARQ# output pulses to indicate to the DMA controller that a data is ready to be
transferred. The EDGE bit is set to 1 for this mode. The amount of data that will be
transferred corresponds to data block size.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MD2533-D16G-X-P/Y | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| MD2534-D1G-X-P | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| MD2533-D8G-X-P | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| SDED5-008G-NCY | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| MD80C154-12/883 | 8-BIT, 12 MHz, MICROCONTROLLER, CDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MD2534-D2G-X-P/Y | 功能描述:IC MDOC H3 2GB 115-BGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:150 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN（2x3） 包裝:管件 產(chǎn)品目錄頁面:1445 (CN2011-ZH PDF) |
| MD25A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:電焊機專用整流模塊MD25A1600V |
| MD25A1600V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:光伏防反二極管模塊MD25A1600V技術(shù)參數(shù)資料、尺寸圖 |
| MD25F20Z00 | 制造商:Positronic Industries 功能描述: |
| MD25M50000-14 | 制造商:POSITRONIC_IND 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。