參數(shù)資料
型號： MD2534-D2G-X-P
廠商： SANDISK CORP
元件分類： 存儲控制器/管理單元
英文描述： FLASH MEMORY DRIVE CONTROLLER, PBGA115
封裝： 12 X 9 MM, 1.20 MM HEIGHT, FBGA-115
文件頁數(shù)： 51/87頁
文件大?。?/td> 1675K
代理商： MD2534-D2G-X-P
Rev. 1.2
Design Considerations
mDOC H3 EFD Featuring Embedded TrueFFS Data Sheet
55
92-DS-1205-10
9.6
Connecting Control Signals
9.6.1
Demux Interface
When using a demux NOR-like interface, connect the control signals as follows:
A[16:0] – Connect these signals to the host address signals (see Section 9.10 for
platform-related considerations). The A0 signal may be connected to either the host
CPU A0 signal or to VSS.
D[15:0] – Connect these signals to the host data signals (see Section 9.10 for
platform-related considerations).
OE# (Output Enable) and Write Enable (WE#) – Connect these signals to the host
RD# and WR# signals, respectively.
CE# (Chip Enable) – Connect this signal to the memory address decoder. Most
RISC/mobile processors include a programmable decoder to generate various Chip
Select (CS) outputs for different memory zones. These CS signals can be
programmed to support different wait states to accommodate mDOC H3 timing
specifications.
RSTIN# (Power-On Reset In) – Connect this signal to the host active-low Power-On
Reset signal.
ID0 (Chip Identification) – This signal must be connected to VSS if the host uses
only one mDOC H3. If more than one device is being used, refer to Section 9.9 for
more information on device cascading.
BUSY# (Busy) – This signal indicates when the device is ready for first access after
reset. It may be connected to an input port of the host, or alternatively it may be used
to hold the host in a wait-state condition. The later option is required for hosts that
boot from mDOC H3.
DMARQ# (DMA Request) – Output used to control multi-page DMA operations.
Connect this output to the DMA controller of the host platform.
IRQ# (Interrupt Request) – Connect this signal to the host interrupt.
Lock# (LOCK) – Connect to a logical 0 to prevent the usage of the protection key to
open a protected partition. Connect to logical 1 in order to enable usage of protection
keys.
CLK (Clock) – This input is used to support Burst operation when reading flash data.
Refer to Section 9.8 for further information on Burst operation.
9.6.2
Multiplexed Interface
mDOC H3 can use a multiplexed interface to connect to a multiplexed bus. In this configuration,
mDOC H3 AVD# signal is driven by the host's AVD# signal, and the D[15:0] balls, used for
both address inputs and data, are connected to the host AD[15:0] bus.
This mode is automatically entered when a falling edge is detected on AVD#. This edge must
occur after RSTIN# is negated and before OE# and CE# are both asserted; i.e., the first read
相關(guān)PDF資料
PDF描述
MD2533-D16G-X-P/Y FLASH MEMORY DRIVE CONTROLLER, PBGA115
MD2534-D1G-X-P FLASH MEMORY DRIVE CONTROLLER, PBGA115
MD2533-D8G-X-P FLASH MEMORY DRIVE CONTROLLER, PBGA115
SDED5-008G-NCY FLASH MEMORY DRIVE CONTROLLER, PBGA115
MD80C154-12/883 8-BIT, 12 MHz, MICROCONTROLLER, CDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MD2534-D2G-X-P/Y 功能描述:IC MDOC H3 2GB 115-BGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:150 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應商設備封裝:8-DFN（2x3） 包裝:管件 產(chǎn)品目錄頁面:1445 (CN2011-ZH PDF)
MD25A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:電焊機專用整流模塊MD25A1600V
MD25A1600V 制造商:未知廠家 制造商全稱:未知廠家 功能描述:光伏防反二極管模塊MD25A1600V技術(shù)參數(shù)資料、尺寸圖
MD25F20Z00 制造商:Positronic Industries 功能描述:
MD25M50000-14 制造商:POSITRONIC_IND 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*