- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45316 > MD2534-D2G-X-P (SANDISK CORP) FLASH MEMORY DRIVE CONTROLLER, PBGA115 PDF資料下載
參數(shù)資料
| 型號： | MD2534-D2G-X-P |
| 廠商： | SANDISK CORP |
| 元件分類： | 存儲控制器/管理單元 |
| 英文描述： | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| 封裝： | 12 X 9 MM, 1.20 MM HEIGHT, FBGA-115 |
| 文件頁數(shù)： | 10/87頁 |
| 文件大?。?/td> | 1675K |
| 代理商： | MD2534-D2G-X-P |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁
Rev. 1.2
Product Overview
mDOC H3 EFD Featuring Embedded TrueFFS Data Sheet
18
92-DS-1205-10
Signal
Ball No.
Signal Type
1
Description
Signal
Direction
Reserved
C2, C3,
C4, C5,
C6, C7,
C8, C9,
C10, D1,
D2, D9,
D10, E9,
F1, F9,
G1, H1,
J1, K1, K2,
L2, L9,
L10, M2,
M3, M4,
M5,
M6,M7,
M8, M9,
M10
-
All reserved signals are not connected
internally, and if not identified in this
document then it is recommended to leave
them floating to guarantee forward
compatibility with future products. They
should not be connected to arbitrary signals,
and must not be connected to GND
P1
ST/PU
Test Data In (JTAG).
Used for dedicated developer product only4.
Input
M1
CMOS output
Test Data Out (JTAG).
Used for dedicated developer product only4.
Output
L1
ST/PU
Test Mode Select (JTAG)
Used for dedicated developer product only4.
Input
RSRVD
N1
ST/PU
Test Clock (JTAG).
Used for dedicated developer product only4.
Input
Mechanical
NC
A1, A2,
A9, A10,
B1, B2,
B9, B10,
G5, G6,
H5, H6,
N2, N9,
N10, P2,
P9, P10
-
Not Connected.
1. The following abbreviations are used: ST - Schmitt Trigger input. IN/PD – CMOS input with internal pull down resistor (77K to 312K;
135K typical), which is enabled only when 8KB memory window is in use, ST/PU - Schmitt Trigger input with internal pull up resistor
(95K to 261 K; 149 K typical).
2. When mDOC H3 is used as a Master device, SO is used for Serial Interface Data In, and SI is used for Serial Interface Data Out.
3. The capacitor is required only for 1.8V Core and 1.8V I/O configuration. Please see section 9.5 for further details.
4. The RSRVD JTAG balls will only be enabled on special versions of the mDOC H3 devices that will be used for debugging severe system
problems. In order to support this feature, the JTAG balls should be brought out to a separate header or test points. The JTAG RSRVD
balls must not be connected to the JTAG scan chain that is used for the rest of the PCB. If not used they should be left floating.
5. BUSY#, DMARQ# and IRQ# should not be pulled up to any voltage higher than VCCQ. A pull-up resistor is required if this pin will be
connected to an input. A 10K ohm resistor to Vccq is recommended, however the exact value depends on system power, timing and signal
integrity requirements.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MD2533-D16G-X-P/Y | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| MD2534-D1G-X-P | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| MD2533-D8G-X-P | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| SDED5-008G-NCY | FLASH MEMORY DRIVE CONTROLLER, PBGA115 |
| MD80C154-12/883 | 8-BIT, 12 MHz, MICROCONTROLLER, CDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MD2534-D2G-X-P/Y | 功能描述:IC MDOC H3 2GB 115-BGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準包裝:150 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN（2x3） 包裝:管件 產(chǎn)品目錄頁面:1445 (CN2011-ZH PDF) |
| MD25A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:電焊機專用整流模塊MD25A1600V |
| MD25A1600V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:光伏防反二極管模塊MD25A1600V技術(shù)參數(shù)資料、尺寸圖 |
| MD25F20Z00 | 制造商:Positronic Industries 功能描述: |
| MD25M50000-14 | 制造商:POSITRONIC_IND 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。