
Rev. 1.2
Product Overview
mDOC H3 EFD Featuring Embedded TrueFFS Data Sheet
23
92-DS-1205-10
Signal
Ball No.
Signal Type
1
Description
Signal
Direction
Reserved
C2, C3, C4,
C5, C6, C7,
C8, C9,
C10, D1,
D2, D9,
D10, E9, F1,
F9, G1, H1,
J1, K1, K2,
L2, L9, L10,
M2, M3, M4,
M5, M6,M7,
M8, M9,
M10
-
All reserved signals are not connected
internally, and if not identified in this document
then it is recommended to leave them floating
to guarantee forward compatibility with future
products. They should not be connected to
arbitrary signals.
P1
ST/PU
Test Data In (JTAG).
Used for dedicated developer product only
4.
Input
M1
CMOS output Test Data Out (JTAG).
Used for dedicated developer product only
4.
Output
L1
ST/PU
Test Mode Select (JTAG)
Used for dedicated developer product only
4.
Input
RSRVD
N1
ST/PU
Test Clock (JTAG).
Used for dedicated developer product only
4.
Input
Mechanical
NC
A1, A2, A9,
A10, B1, B2,
B9, B10,
G5, G6, H5,
H6, N2, N9,
N10, P2,
P9, P10
-
Not Connected.
1.
The following abbreviations are used: ST - Schmidt Trigger input. IN/PD – CMOS input with internal pull down resistor (77K to 312K;
135K typical), which is enabled only when the 8KB memory window is in use, ST/PU - Schmitt Trigger input with internal pull up
resistor (95K to 261 K; 149 K typical).
2.
When mDOC H3 is used as a Master device, SO is used for Serial Interface Data In, and SI used for Serial Interface Data Out.
3.
The capacitor is required only for 1.8V Core and 1.8V I/O configuration. Please see section
9.5 for further details.
4.
The RSRVD JTAG balls will only be enabled on special versions of the mDOC H3 devices that will be used for debugging severe system
problems. In order to support this feature, the JTAG balls should be brought out to a separate header or test points. The JTAG RSRVD
balls must not be connected to the JTAG scan chain that is used for the rest of the PCB. If not used they should be left floating.
5.
BUSY#, DMARQ# and IRQ# should not be pulled up to any voltage higher than VCCQ. A pull-up resistor is required if this pin will be
connected to an input. A 10K ohm resistor to Vccq is recommended, however the exact value depends on system power, timing and signal
integrity requirements.
2.3.3
System Interface
See
Figure 5 for a simplified I/O diagram of multiplexed interface mDOC H3. The power
connections and capacitors in this diagram are for illustration only. For detailed
recommendations regarding power connections and required capacitors, please refer to section