參數(shù)資料
型號: MC68HC705CL48
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, OTPROM, 1.802 MHz, MICROCONTROLLER, PQFP112
封裝: TQFP-112
文件頁數(shù): 119/145頁
文件大?。?/td> 673K
代理商: MC68HC705CL48
June 11, 1997
GENERAL RELEASE SPECIFICATION
MC68HC05CL48
SERIAL PERIPHERAL INTERFACE
MOTOROLA
REV 2.0
9-3
from the bus clock. The clock rate is selected by bits (SPR1,SPR0) in the control
register. The SCK pin on the Master device becomes a xed output providing the
system clock to an enabled Slave or Slaves. The clock is used by the Master to
latch incoming Slave data on the MISO pin and shift out data to the Slave device
on the MOSI pin. The Master and Slave must be operated in the same timing
mode. The type of clock and its’ relationship with the data is controlled by bits
CPOL and CPHA. Reference Figure 9-1.
9.1.4 SS SLAVE SELECT (INPUT)
9.1.4.1
Slave Mode
The slave select (SS input) is generated by the master (parallel port may be used)
and used to “enable one” of several slaves to accept and/or return data or “enable
several” slaves to accept data. To insure a data byte transfer, the SS signal must
be low prior to occurrence of SCK and must not become high until after the 8th
(last) SCK cycle. Figure 9-1 shows the clock (SCK) and data relationship.
Depending on the state of the CPHA control bit, the SS pin pulled low: (1) allows
the rst bit of data onto the MISO system line for transfer and (2) prevents the
Slave from reading or writing the data register. A further description of the affect of
the (SS) pin and (CPHA) control bit on the i/o data register is given in the
description of the (WCOL) status ag. The (WCOL) ag warns the Slave if it has
had a conict between a transmission and a write of the data register. A high level
on SS forces MISO to the hi-Z state. Also, SCK and MOSI are ignored by the
disabled slave.
9.1.4.2
Master Mode
In this mode, Slave Select (SS) input is monitored to assure that it stays false
(high). If Slave Select becomes true, the device immediately exits the master
mode and becomes a slave (MSTR=0). Also, control bit (SPE) is forced to a zero
causing all SPI system pins to be inputs. An interrupt ag (MODF) is set warning
the device that the above events have occurred. The signicance of this is that a
collision has occurred; that is, two devices have both become masters. This is
normally the result of software error, although some systems may allow the
default master to “knock all other masters off the bus” if an erroneous bus state is
detected. This is, of course, a catastrophic event and it is the responsibility of the
default master to completely “clean up” the system.
9.2
SPI REGISTERS
The register addresses only show the low order address bits i.e ABL(1:0). The
registers can be placed anywhere in the device memory map by generating an
appropriate ‘Module Select’ signal in the map logic.
相關PDF資料
PDF描述
MC68HC05CT4FN 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQCC44
MC68HC05CT4FB 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQFP44
MC68HC05E16CB 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56
MC68HC05E16FB 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44
MC68HC05E16FU 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP64
相關代理商/技術參數(shù)
參數(shù)描述
MC68HC705E6CDW 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC68HC705G1B 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68HC705J1A 制造商:Freescale Semiconductor 功能描述:
MC68HC705J1ACDW 功能描述:IC MCU 4MHZ 1.2K OTP 20-SOIC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:HC05 其它有關文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標準包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C,IrDA,LIN,SPI,UART/USART 外圍設備:DMA,PDR,POR,PVD,PWM,溫度傳感器,WDT 輸入/輸出數(shù):26 程序存儲器容量:64KB(64K x 8) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉換器:A/D 10x12b 振蕩器型:內部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN,36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND
MC68HC705J1ACP 功能描述:IC MCU 4MHZ 1.2K OTP 20-DIP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:HC05 其它有關文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標準包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C,IrDA,LIN,SPI,UART/USART 外圍設備:DMA,PDR,POR,PVD,PWM,溫度傳感器,WDT 輸入/輸出數(shù):26 程序存儲器容量:64KB(64K x 8) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉換器:A/D 10x12b 振蕩器型:內部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN,36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND