參數(shù)資料
型號(hào): MC56F8000RM
廠商: 飛思卡爾半導(dǎo)體(中國)有限公司
英文描述: 16-bit Digital Signal Controllers
中文描述: 16位數(shù)字信號(hào)控制器
文件頁數(shù): 77/124頁
文件大?。?/td> 1880K
代理商: MC56F8000RM
Power-Down Modes
56F8013 Technical Data, Rev. 2
Freescale Semiconductor
Preliminary
77
6.5 Power-Down Modes
The 56F8013 operates in one of five Power-Down modes, as shown in
Table 6-3
.
The power modes provide additional means to disable clock domains, configure the voltage regulator, and
configure clock generation to manage power utilization, as shown in
Table 6-3
. Run, Wait, and Stop
modes provide means of enabling/disabling the peripheral and/or core clocking as a group. Stop disable
controls are provided for selected peripherals in the control register (SCI and TMR channels) so that these
Table 6-3 Clock Operation in Power-Down Modes
Mode
Core Clocks
Peripheral Clocks
Description
Run
Core and memory
clocks disabled
Peripheral clocks
enabled
Device is fully functional
Wait
Core and memory
clocks disabled
Peripheral clocks
enabled
Core executes WAIT instruction to enter this
mode.
Typically used for power-conscious applications.
Possible recoveries from Wait mode to Run
mode are:
1. Any interrupt
2. Executing a Debug mode entry command
during the 56800E core JTAG interface
2. Any reset (POR, external, software, COP)
Stop
Master clock generation in the OCCS
remains operational, but the SIM disables
the generation of system and peripheral
clocks.
Core executes STOP instruction to enter this
mode. Possible recoveries from Stop mode to
Run mode are:
1. Interrupt from TMR channels that have been
configured to operate in Stop mode (TCx_SD)
2. Interrupt for SCI configured to operate in Stop
mode (SCI_SD)
3. Low-voltage interrupt
4. Executing a Debug mode entry command
using the 56800E core JTAG interface
5. Any reset (POR, external, software, COP)
Standby
The OCCS generates the SYS_CLK_x2
clock at a reduced frequency (400kHz). The
PLL and HS_PERF clocks are disabled and
the high-speed peripheral option is not
available. System and peripheral clocks
operate at 200kHz.
The user configures the OCCS and SIM to select
the relaxation oscillator clock source (PRECS),
shut down the PLL (PLLPD), put the relaxation
oscillator in Standby mode (ROSB), and put the
large regulator in Standby (LRSTDBY). The part
is fully operational, but operating at a minimum
frequency and power configuration. Recovery
requires reversing the sequence used to enter
this mode (allowing for PLL lock time).
Power-Down
Master clock generation in the OCCS is
completely shut down. All system and
peripheral clocks are disabled.
The user configures the OCCS and SIM to enter
Standby mode as shown in the previous
description, followed by powering down the
oscillator (ROPD). The only possible recoveries
from this mode are:
1. External Reset
2. Power-On Reset
相關(guān)PDF資料
PDF描述
MC56F8014 16-bit Digital Signal Controllers
MC56F8014VFAE 16-bit Digital Signal Controllers
MC56F8155VFG 16-bit Hybrid Controllers
MC56F8323 16-bit Hybrid Controller(16位混合控制器)
MC56F8345 16-bit Hybrid Controller(16位混合控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC56F8002 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Digital Signal Controller
MC56F8002VWL 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC DSC 28SOIC 12K Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
MC56F8002VWL 制造商:Freescale Semiconductor 功能描述:IC DSC 16BIT 12KB 32MHZ 3.6V SOIC-28
MC56F8006 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Digital Signal Controller
MC56F8006DEMO 功能描述:開發(fā)板和工具包 - 其他處理器 MC56F8006 DEMO BOARD RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: