參數(shù)資料
型號: M37920FGCHP
廠商: Mitsubishi Electric Corporation
英文描述: Single Chip 16 Bits CMOS Microcomputer(16位單片機)
中文描述: 單片微機16位的CMOS(16位單片機)
文件頁數(shù): 127/158頁
文件大?。?/td> 1261K
代理商: M37920FGCHP
127
M37920FCCGP, M37920FCCHP
M37920FGCGP, M37920FGCHP
PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
MITSUBISHI MICROCOMPUTERS
Erase All Unlocked Block Command (A7
16
/D0
16
)
Writing command code
A7
16
at the 1st bus cycle and writing verify
command code
D0
16
at the subsequent 2nd bus cycle initiate the
continuous block erase (chip erase) operations for all the blocks.
The completion of the chip erase operation, as well as of the block
erase operation, is verified by a read of the status register or a read
of the flash memory control register. The result of the automatic
erase operation is also reported by a read of the status register.
During the automatic erase operation (when the RY/BY status bit =
0
), writing of commands and access to the flash memory must not
be performed.
When the lock bit invalidity select bit =
1
, all the blocks are erased
regardless of the status of their lock bits. When the lock bit invalidity
select bit =
0
, on the contrary, the status of each lock bit becomes
valid, so only the blocks in the unlocked state (lock bit =
1
) are
erased.
Lock Bit Programming Command (77
16
/D0
16
)
By writing of command code
77
16
at the 1st bus cycle and writing
of verify command code
D0
16
and the block
s maximum address
(Note that address A
0
=
0
.) at the subsequent 2nd bus cycle,
0
(the locked state) is written into the lock bit of the specified block.
Figure 124 shows an example of the lock bit programming flowchart.
The status of the lock bit can be read out by the read lock bit status
command.
The completion of the lock bit programming operation, as well as of
the page programming operation, is verified by a read of the status
register or a read of the flash memory control register.
For details of the lock bit
s function and the method of reset, refer to
the section on the data protect function.
Read Lock Bit Status Command (71
16
)
By writing of command code
71
16
at the 1st bus cycle and writing of
the block
s maximum address (Note that address A
0
=
0
.) at the
subsequent 2nd bus cycle, the status of the lock bit of the specified
block is output to the data bus (D
6
).
Figure 125 shows an example of the read lock bit programming flowchart.
Data Protect Function (Block Lock)
Each block is implemented with a nonvolatile lock bit to protect the
block from erasing/programming (block lock). A
0
(the locked state)
can be written to a lock bit using the lock bit programming command,
and the lock bit of each block can be read out by using the read lock
bit status command.
Whether a block lock is valid or invalid is determined by the status of
the lock bit and the lock bit invalidity select bit of the flash memory
control register.
(1) When the lock bit invalidity select bit =
0
, a lock bit determines
whether to lock or unlock the corresponding block. A block with
its lock bit =
0
is locked and inhibited from erasing and pro-
gramming. On the other hand, a block with its lock bit =
1
re-
mains unlocked and allows to be erased/programmed.
(2) When the lock bit invalidity select bit =
1
, all the blocks are un-
locked and allows to be erased/programmed regardless of the
values of their lock bits. In this case, a lock bit with a value
0
(the locked state) is set to
1
(the unlocked state) after
completion of the erase operation, and the locked state by the
lock bit is terminated.
To perform erase or programming, be sure to do one of the following.
By executing the read lock bit status command, verify that the lock
of the target block is invalid.
Set the lock bit invalidity select bit to
1
to invalidate the lock.
When the block erase or programming is performed with the lock
valid, the erase status bit (SR.5) and programming status bit (SR.4)
are set to
1
(terminated by error).
Status Register
The status register is used to indicate what the status of the write
state machine (WSM) operation is and whether the programming/
erase operation has been completed normally or terminated by an
error. By writing the read status register command (70
16
), the con-
tents of the status register can be read out; by writing the clear sta-
tus register command (50
16
), the contents of the status register can
be cleared.
Table 27 lists the definition of each bit of the status register.
The status register outputs
80
16
after reset is removed.
The status of each bit is described below.
相關PDF資料
PDF描述
M3802 Single Chip 8 Bits Microcomputer(8位單片機)
M3820 Single Chip 8 Bits Microcomputer(8位單片機)
M3822 Single Chip 8 Bits Microcomputer(8位單片機)
M38B7 Single Chip 8 Bits Microcomputer(8位單片機)
M3SW_A-2-50DR High Isolation Switches SPDT, DC to 4.5 GHz
相關代理商/技術參數(shù)
參數(shù)描述
M37920S4CGP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:16 BIT CMOS MICROCOMPUTER
M37P75C4P3 功能描述:汽車連接器 Pin Contact RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風格: 端接類型: 觸點電鍍:Nickel
M37S07K4F3 功能描述:汽車連接器 Sckt Contact RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風格: 端接類型: 觸點電鍍:Nickel
M37S07K4P3 功能描述:汽車連接器 Sckt Contacts RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風格: 端接類型: 觸點電鍍:Nickel
M38 BHA2MCS100- 制造商:Farnell / Duratool 功能描述:SCREW SOCKET BUTT S/S A2 M3X8 制造商:Farnell / Duratool 功能描述:SCREW SOCKET, BUTT, S/S, A2, M3X8 制造商:Farnell / Duratool 功能描述:SCREW SOCKET, BUTT, S/S, A2, M3X8; Thread Size - Metric:M3; Screw Length:8mm; Fastener Material:Steel; Screw Head Style:Torx Pan; SVHC:No SVHC (19-Dec-2012); Driver Type:Hexagon; External Length / Height:8mm; Material:Steel; Thread ;RoHS Compliant: Yes