參數(shù)資料
型號(hào): M37902FCCHP
元件分類: 微控制器/微處理器
英文描述: 16-BIT, FLASH, 26 MHz, MICROCONTROLLER, PQFP100
封裝: 14 X 14 MM, 0.50 MM PITCH, PLASTIC, LQFP-100
文件頁(yè)數(shù): 48/143頁(yè)
文件大?。?/td> 1148K
代理商: M37902FCCHP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)當(dāng)前第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)
Corrections and Supplementary Explanation for M37902FxC Datasheet (REV.B) NO.9
Page
Error
Correction
(9/11)
Page 92,
Table 15,
Note
Note: Be sure that system clock fsys does not exceed 26
MHz. f(XIN) means the frequency of the input clock
from pin XIN (fXIN).
Note: The PLL multiplication ratio must be set so that the
frequency of the PLL output clock (fPLL) must be in
the range from 10 MHz to 26 MHz. f(XIN) means the
frequency of the input clock from pin XIN (fXIN). After
reset, the PLL multiplication ratio select bits are
allowed to be changed only once.
Page 98,
Right column,
Line 8
Page 98,
Right column,
Line 10
the ladder network of the A-D converter will
the resistor ladder network of the A-D converter will
pin VREF to the ladder network, and the power dissipation
pin VREF to the resistor ladder network, and the power
dissipation
5
Page 96,
Left column,
Line 7
the oscillation circuit and PLL circuit have been
restarted
the oscillation circuit has been restarted
5
M37902F8CGP, M37902F8CHP : block configuration of
internal flash memory
(Deleted)
5
Fig. 106. M37902FJCGP, M37902FJCHP : block confi-
guration of internal flash memory
Fig. 106. M37902FJCHP : block configuration of inter-
nal flash memory
Page 101,
Fig. 106
5
Fig. 108. M37902FCCGP, M37902FCCHP : block con-
figuration of internal flash memory
Fig. 107. M37902FCCHP : block configuration of inter-
nal flash memory
Page 102,
Fig. 107
5
M37902FECGP, M37902FECHP : block configuration
of internal flash memory
(Deleted)
Fig. 110. M37902FGCGP, M37902FGCHP : block con-
figuration of internal flash memory
Fig. 108. M37902FGCHP : block configuration of inter-
nal flash memory
Page 102,
Fig. 108
5
M37902FHCGP, M37902FHCHP : block configuration
of internal flash memory
(Deleted)
5
Page 103,
Right column,
Lines 15 to 17
area if the user uses the flash memory serial I/O mode.
Note that, when the boot ROM area is read
area if the user uses the flash memory serial I/O mode.
Addresses FFB016 to FFBF16 are the reserved area for
the serial programmer. Therefore, when the user uses
the flash memory serial I/O mode, do not program to this
area.
Note that, when the boot ROM area is read
5
Page 106,
Right column,
After line 13
program the user ROM area.
After reset removal, be sure not to change the status at
pins MD0 and MD1.
5
Pin connection of M37902FxCGP in flash memory
serial I/O mode
(Deleted)
Page 106,
Fig. 114,
Notes 4
5
4: Valid only clear to “0”.
4: Valid only clear to “0”. This bit 3 must be controll-
ed with bit 1 = “1”.
Page 107,
Left column,
Lines 16 to 20
5
command consists of 8-bit units must be written only
to an even address; therefore, any data written to an odd
address will be invalid.
The write state
command consisting of 8 bits must be written to an
even address; therefore, any command written to an odd
address will be invalid. Since the write data at the 2nd
cycle of a programming command consists of 16 bits, this
data must be written to even and odd addresses.
The write state
Page 107,
Right column,
After line 24
5
request occurrence.
request occurrence. In the CPU reprogramming mode,
be sure not to use the STP and WIT instructions.
相關(guān)PDF資料
PDF描述
M37902FGCHP 16-BIT, FLASH, 26 MHz, MICROCONTROLLER, PQFP100
M37906F8CSP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDIP42
M37906F8CFP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDSO42
M37906F8CSP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDIP42
M37920S4CGP 16-BIT, 20 MHz, MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M37902FGCGP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M37902FGCHP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M37902FJCHP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M37903S4CHP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:16-BIT CMOS MICROCOMPUTER
M37905F8CFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:16-BIT CMOS MICROCOMPUTER