參數(shù)資料
型號(hào): M32180F8VFP
元件分類: 微控制器/微處理器
英文描述: 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP240
封裝: 32 X 32 MM, 0.50 MM PITCH, PLASTIC, QFP-240
文件頁數(shù): 29/139頁
文件大?。?/td> 3774K
代理商: M32180F8VFP
5
5-13
INTERRUPT CONTROLLER (ICU)
32180 Group User’s Manual (Rev.1.0)
Figure 5.5.1 Example of Priority Resolution when Accepting Interrupt Requests
5.5 Description of Interrupt Operation
5.5.1 Acceptance of Internal Peripheral I/O Interrupts
An interrupt request from any internal peripheral I/O is checked to see whether or not to accept by comparing its
ILEVEL value set in the Interrupt Control Register and the IMASK value of the Interrupt Request Mask Register.
If its priority is higher than the IMASK value, the interrupt request is accepted. However, if two or more interrupt
requests occur simultaneously, the Interrupt Controller resolves priority between these interrupt requests follow-
ing the procedure described below.
1) The ILEVEL values set in the Interrupt Control Registers for the respective internal peripheral I/Os are
compared with each other.
2) If the ILEVEL values are the same, priorities are resolved according to the predetermined hardware priority.
3) The ILEVEL and IMASK values are compared.
If two or more interrupt requests occur simultaneously, the Interrupt Controller first compares their priority levels
set in each Interrupt Control Register’s ILEVEL bit to select an interrupt request that has the highest priority. If
the interrupt requests have the same ILEVEL value, their priorities are resolved according to the hardware fixed
priority. The interrupt request thus selected has its ILEVEL value compared with the IMASK value and if its
priority is higher than the IMASK value, the Interrupt Controller sends an EI request to the CPU.
Interrupt requests may be masked by setting the Interrupt Request Mask Register and the Interrupt Control
Register’s ILEVEL bit (disabled at level 7) provided for each internal peripheral I/O and the PSW register IE bit.
5.5 Description of Interrupt Operation
Interrupt
requested
or not
Resolve priority
according to
Interrupt Priority
Level (ILEVEL)
Resolve priority
according to
hardware priority
Compare with
IMASK value
TIN3-6 input interrupt request
TIO4-7 output interrupt request
TOP8,9 output interrupt request
SIO0 transmit interrupt request
DMA0-4 interrupt request
A-D0 conversion interrupt request
(ILEVEL settings)
Level 3
Level 4
Level 5
Level 3
Level 1
Level 3
Not requested
Requested
Hardware
fixed priority
Accept interrupt
if PSW register
IE bit = 1
Level 3
Can be accepted
when IMASK = 4-7
1)
2)
3)
相關(guān)PDF資料
PDF描述
M32182F3VFP 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP144
M32182F3UFP 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP144
M32182F3TFP 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP144
M32182F3VFP 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP144
M32182F3TFP 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M32180T2-PTC 功能描述:DEV CONNECTION CNVTR FOR 32180 G RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關(guān)產(chǎn)品:1-Wire? 設(shè)備 產(chǎn)品目錄頁面:1429 (CN2011-ZH PDF)
M32182F3TFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:32-BIT RISC SINGLE-CHIP MICROCOMPUTER M32R FAMILY / M32R/ECU SERIES
M32182F3UFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:32-BIT RISC SINGLE-CHIP MICROCOMPUTER M32R FAMILY / M32R/ECU SERIES
M32182F3VFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:32-BIT RISC SINGLE-CHIP MICROCOMPUTER M32R FAMILY / M32R/ECU SERIES
M32182F8TFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:32-BIT RISC SINGLE-CHIP MICROCOMPUTER M32R FAMILY / M32R/ECU SERIES