- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45010 > M30240M1-XXXFP 16-BIT, MROM, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | M30240M1-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, MICROCONTROLLER, PQFP80 |
| 封裝： | 0.80 MM PITCH, PLASTIC, QFP-80 |
| 文件頁(yè)數(shù)： | 74/125頁(yè) |
| 文件大?。?/td> | 753K |
| 代理商： | M30240M1-XXXFP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)當(dāng)前第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)
CONFIDENTIAL
54
Mitsubishi microcomputers
M16C / 24 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Preliminary Specifications REV.B
Specifications in this manual are tentative and subject to change
Universal Serial Bus
The Endpoint 0 CSR (Control & Status Register), shown in Figure 44, contains the control and status infor-
mation of Endpoint 0.
Figure 44:
USB Endpoint 0 CSR
EP0CSR0 (OUT_PKT_RDY):
The USB FCU sets this bit to a “1” upon receiving a valid SETUP/OUT token from the host. The CPU clears this
bit after unloading the FIFO, by way of writing a “1” to EP0CSR6. The CPU does not clear the OUT_PKT_RDY
bit before finishes decoding the host request. If EP0CSR2 (SEND_STALL) needs to be set - the CPU decodes
an invalid or unsupported request - the setting EP0CSR6 = “1” & EP0CSR2 = “1” is done in a same CPU write.
EP0CSR1 (IN_PKT_RDY):
The CPU writes a “1” to this bit after it finishes writing a packet of data to the endpoint 0 FIFO. The USB FCU
clears this bit after the packet is successfully transmitted to the host, or the EP0CSR5 (SETUP_END) bit is
set.
EP0CSR2 (SEND_STALL):
The CPU writes a “1” to this bit if it decodes an invalid or unsupported standard device request from the host.
The USB FCU returns a STALL handshake for all subsequent IN/OUT transactions (during control transfer
data or status stages) while this bit is set. The CPU writes a “0” to clear this bit.
EP0CSR3 (DATA_END):
For control transfers, the CPU writes a “1” to this bit when it writes (IN data phase) or reads (OUT data phase)
the last packet of data to or from the FIFO. This bit indicates to the USB FCU that the specific amount of data
in the setup phase is transferred. The USB FCU advances to the status phase once this bit is set. When the
status phase completes, the USB FCU clears this bit. When this bit is set to a “1”, and the host again requests
or sends more data, the USB FCU returns a STALL handshake.
EP0CSR4 (FORCE_STALL):
The USB FCU sets this bit to a “1” if the host sends out a larger data packet than the MAXP size, or if during
a data stage a command pipe is sent more data or is requested to return more data than was indicated in the
setup stage (see description for EP0CSR3). The USB FCU returns a STALL handshake for all subsequent
IN/OUT transactions (during data or status stages) while this bit is set. The CPU writes a “0” to clear this bit.
EP0CSR0
OUT_PKT_RDY Flag (bit 0) (Read Only - Write “ 0”)
0: Out packet is not ready
1: Out packet is ready
EP0CSR1
IN_PKT_RDY Bit (bit 1) (Write “ 1” only or Read)
0: In packet is not ready
1: In packet is ready
EP0CSR2
SEND_STALL Bit (bit 2) (Write “ 1” only or Read)
0: No action
1: Stall Endpoint 0 by the CPU
EP0CSR3
DATA_END Bit (bit 3) (Write “ 1” only or Read)
0: No action
1: Last packet of data transferred from/to the FIFO
EP0CSR4
FORCE_STALL Flag (bit 4) (Write “ 0” only or Read)
0: No action
1: Stall Endpoint 0 by the USB FCU
EP0CSR5
SETUP_END flag (bit 5) (Read Only - Write “ 0”)
0: No action
1: Control transfer ended before the specific length of
data is transferred during the data phase
EP0CSR6
SERVICED_OUT_PKT_RDY Bit (bit 6) (Write Only - Read “ 0”)
0: No change
1: Clear the OUT_PKT_RDY bit (EP0CSR0)
EP0CSR7
SERVICED_SETUP_END Bit (bit 7) (Write Only - Read “ 0”)
0: No change
1: Clear the STUP_END bit (EP0CSR5)
EP0CSR7
EP0CSR1
EP0CSR6
EP0CSR0
EP0CSR2
EP0CSR3
EP0CSR4
EP0CSR5
Address: 031116
Access:
R/W
Reset
0016
LSB
0
MSB
7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M30245MC-XXXGP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100 |
| M30245FCGP | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| M30260F3VGP | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP48 |
| M30260M3A-XXXGP-U5 | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP48 |
| M30260M8A-XXXGP-U5 | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M30240M2 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M2-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M3 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M3-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M4 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。