參數(shù)資料
型號(hào)： KSZ8851SNL-BBE-EVAL
廠商： Micrel Inc
文件頁(yè)數(shù)： 78/80頁(yè)
文件大小： 0K
描述： BOARD EVAL MAC/PHY FOR KSZ8851
軟件下載： KSZ8851SNL Linux Driver
Linus' GIT Repo
View Driver
設(shè)計(jì)資源： Zippy2 Schematic
BeagleBoard Zippy2
KSZ8851SNL-BBE-EVAL Bill of Materials
特色產(chǎn)品： Zippy 2
標(biāo)準(zhǔn)包裝： 1
系列： LinkMD®
主要目的： 接口，以太網(wǎng)控制器（PHY 和 MAC）
嵌入式： 否
已用 IC / 零件： KSZ8851SNL
主要屬性： 1 個(gè)端口，100BASE-TX/10BASE-T
次要屬性： SPI 接口，LinkMD 線纜診斷
已供物品： 板，硬件
產(chǎn)品目錄頁(yè)面： 1114 (CN2011-ZH PDF)
其它名稱： 576-3602
KSZ8851SNL-BBE-EVL
ZIPPY2
Micrel, Inc.
KSZ8851SNL/SNLI
August 2009
8
M9999-083109-2.0
List of Figures
Figure 1. KSZ8851SNL/SNLI Functional Diagram.................................................................................................................. 1
Figure 2. 32-Pin (5mm x 5mm) MLF
.................................................................................................................................. 10
Figure 3. Typical Straight Cable Connection ........................................................................................................................ 17
Figure 4. Typical Crossover Cable Connection .................................................................................................................... 18
Figure 5. Auto Negotiation and Parallel Operation ............................................................................................................... 19
Figure 6. SPI Interface to KSZ8851SNL ............................................................................................................................... 22
Figure 7. Internal I/O Register Read Timing ......................................................................................................................... 23
Figure 8. Internal I/O Register Write Timing ......................................................................................................................... 23
Figure 9. RXQ FIFO Read Timing......................................................................................................................................... 24
Figure 10. TXQ FIFO Write Timing ....................................................................................................................................... 24
Figure 11. Host TX Single Frame in Manual Enqueue Flow Diagram .................................................................................. 27
Figure 12. Host TX Multiple Frames in Auto- Enqueue Flow Diagram ................................................................................. 28
Figure 13. Host RX Single or Multiple Frames in Auto-Dequeue Flow Diagram .................................................................. 30
Figure 14. PHY Port 1 Near-end (Remote) and Host Far-end (Local) Loopback Paths....................................................... 32
Figure 15. SPI Interface Data Input Timing........................................................................................................................... 73
Figure 16. SPI Interface Data Output Timing........................................................................................................................ 73
Figure 17. Auto Negotiation Timing ...................................................................................................................................... 74
Figure 18. Reset Timing........................................................................................................................................................ 75
Figure 19. EEPROM Read Cycle Timing Diagram ............................................................................................................... 76
Figure 20. 32-Pin (5mm x 5mm) MLF
(QFN per JDEC) Package ...................................................................................... 78
相關(guān)PDF資料
PDF描述
H3WWH-6406M IDC CABLE - HPL64H/AE64M/HPL64H
M3UYK-2018R IDC CABLE - MKS20K/MC20M/MPD20K
CDB5463U BOARD EVAL & SOFTWARE CS5463 ADC
2474R-25L INDUCTOR 100UH POWER AXIAL
EBA36DRXH CONN EDGECARD .125 DIP 72POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KSZ8851SNL-BBE-EVL 制造商:Micrel Inc 功能描述:BOARD EVAL MAC/PHY FOR KSZ8851
KSZ8851SNL-EVAL 功能描述:以太網(wǎng)開(kāi)發(fā)工具 Single Ethernet Port + SPI Bus Interface(Lead Free) Eval Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
KSZ8851SNL-EVAL 制造商:Micrel Inc 功能描述:BOARD EVALUATION FOR KSZ8851SNL
KSZ8851SNLI TR 功能描述:以太網(wǎng) IC 10/100BT Ethernet MAC + PHY with SPI Bus Interface (I-Temp, Lead free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8851SNLITR 制造商:Micrel 功能描述:Ethernet Controller Single Chip 100Mbps
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*