參數資料
型號: KSZ8851SNL-BBE-EVAL
廠商: Micrel Inc
文件頁數: 57/80頁
文件大?。?/td> 0K
描述: BOARD EVAL MAC/PHY FOR KSZ8851
軟件下載: KSZ8851SNL Linux Driver
Linus' GIT Repo
View Driver
設計資源: Zippy2 Schematic
BeagleBoard Zippy2
KSZ8851SNL-BBE-EVAL Bill of Materials
特色產品: Zippy 2
標準包裝: 1
系列: LinkMD®
主要目的: 接口,以太網控制器(PHY 和 MAC)
嵌入式:
已用 IC / 零件: KSZ8851SNL
主要屬性: 1 個端口,100BASE-TX/10BASE-T
次要屬性: SPI 接口,LinkMD 線纜診斷
已供物品: 板,硬件
產品目錄頁面: 1114 (CN2011-ZH PDF)
其它名稱: 576-3602
KSZ8851SNL-BBE-EVL
ZIPPY2
Micrel, Inc.
KSZ8851SNL/SNLI
August 2009
60
M9999-083109-2.0
Bit
Default
R/W
Description
15-13
0x0
RW
Reserved.
12
0x0
RW
Read Enable
1 = Read cycle is enabled (MIB counter will clear after read).
0 = No operation.
11-10
0x0
RW
Table Select
00 = reserved.
01 = reserved.
10 = reserved.
11 = MIB counter selected.
9-5
-
RW
Reserved
4-0
0x00
RW
Indirect Address
Bit 4-0 of indirect address for 32 MIB counter locations.
0xCA – 0xCF: Reserved
Indirect Access Data Low Register (0xD0 – 0xD1): IADLR
This register contains the indirect data (low word) for MIB counter.
Bit
Default
R/W
Description
15-0
0x0000
RW
Indirect Low Word Data
Bit 15-0 of indirect data.
Indirect Access Data High Register (0xD2 – 0xD3): IADHR
This register contains the indirect data (high word) for MIB counter.
Bit
Default
R/W
Description
15-0
0x0000
RW
Indirect High Word Data
Bit 31-16 of indirect data.
Power Management Event Control Register (0xD4 – 0xD5): PMECR
This register is used to control the KSZ8851SNL power management event, capabilities and status.
Bit
Default Value
R/W
Description
15
-
RO
Reserved
14
0
RW
PME Delay Enable
This bit is used to enable the delay of PME output pin 2 assertion.
When this bit is set to 1, the device will not assert the PME output till the device’s all
clocks are running and ready for host access.
When this bit is set to 0, the device will assert the PME output without delay.
This bit is only valid when Auto Wake-Up Enable (bit7) is set to 1 in this register.
13
0
RW
Reserved
12
0
RW
PME Output Polarity
This bit is used to control the PME output pin 2 polarity.
When this bit is set to 1, the PME output pin 2 is active high.
When this bit is set to 0, the PME output pin 2 is active low.
11-8
0x0
RW
Wake-on-LAN to PME Output Enable
These four bits are used to enable the PME output pin 2 asserted when one of these
wake-on-LAN events is detected:
Bit 11: is corresponding to receive wake-up frame.
Bit 10: is corresponding to receive magic packet.
Bit 9: is corresponding to link change from down to up.
相關PDF資料
PDF描述
H3WWH-6406M IDC CABLE - HPL64H/AE64M/HPL64H
M3UYK-2018R IDC CABLE - MKS20K/MC20M/MPD20K
CDB5463U BOARD EVAL & SOFTWARE CS5463 ADC
2474R-25L INDUCTOR 100UH POWER AXIAL
EBA36DRXH CONN EDGECARD .125 DIP 72POS
相關代理商/技術參數
參數描述
KSZ8851SNL-BBE-EVL 制造商:Micrel Inc 功能描述:BOARD EVAL MAC/PHY FOR KSZ8851
KSZ8851SNL-EVAL 功能描述:以太網開發(fā)工具 Single Ethernet Port + SPI Bus Interface(Lead Free) Eval Board RoHS:否 制造商:Micrel 產品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
KSZ8851SNL-EVAL 制造商:Micrel Inc 功能描述:BOARD EVALUATION FOR KSZ8851SNL
KSZ8851SNLI TR 功能描述:以太網 IC 10/100BT Ethernet MAC + PHY with SPI Bus Interface (I-Temp, Lead free) RoHS:否 制造商:Micrel 產品:Ethernet Switches 收發(fā)器數量:2 數據速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8851SNLITR 制造商:Micrel 功能描述:Ethernet Controller Single Chip 100Mbps