- 您現(xiàn)在的位置：買賣IC網 > PDF目錄360999 > ISP1362BD (NXP SEMICONDUCTORS) Single-chip Universal Serial Bus On-The-Go controller PDF資料下載
參數資料
| 型號： | ISP1362BD |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線控制器 |
| 英文描述： | Single-chip Universal Serial Bus On-The-Go controller |
| 中文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| 封裝： | 10 X 10 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-314-2, LQFP-64 |
| 文件頁數： | 54/150頁 |
| 文件大?。?/td> | 647K |
| 代理商： | ISP1362BD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當前第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁
Philips Semiconductors
ISP1362
Single-chip USB OTG controller
Product data
Rev. 03
—
06 January 2004
54 of 150
9397 750 12337
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
13.3.4
Endpoint initialization
In response to the standard USB request Set Interface, the
fi
rmware must program all
the 16 ECRs of the DC in sequence (see
Table 14
), whether endpoints are enabled
or not. The hardware then automatically allocates buffer memory storage space.
If all endpoints have been successfully con
fi
gured, the
fi
rmware must return an empty
packet to the control IN endpoint to acknowledge success to the host. If there are
errors in the endpoint con
fi
guration, the
fi
rmware must stall the control IN endpoint.
When reset by hardware or by the USB bus occurs, the DC disables all endpoints and
clears all ECRs, except the control endpoint which is
fi
xed and always enabled.
An endpoint initialization can be done at any time. It is, however, valid only after
enumeration.
13.3.5
Endpoint I/O mode access
When an endpoint event occurs (a packet is transmitted or received), the associated
endpoint interrupt bits (EPn) of the DcInterrupt register (IR) are set by the SIE. The
fi
rmware then responds to the interrupt and selects the endpoint for processing.
The endpoint interrupt bit is cleared by reading the DcEndpointStatus register (ESR).
The ESR also contains information on the status of the endpoint buffer.
For an OUT (= receive) endpoint, the packet length and packet data can be read from
the DC by using the Read Buffer command. When the whole packet has been read,
the
fi
rmware sends a Clear Buffer command to enable the reception of new packets.
For an IN (= transmit) endpoint, the packet length and data to be sent can be written
to the DC by using the Write Buffer command. When the whole packet has been
written to the buffer, the
fi
rmware sends a Validate Buffer command to enable data
transmission to the host.
13.3.6
Special actions on control endpoints
Control endpoints require special
fi
rmware actions. The arrival of a Set-up packet
fl
ushes the IN buffer and disables the Validate Buffer and Clear Buffer commands for
the control IN and OUT endpoints. The microprocessor needs to re-enable these
commands by sending an Acknowledge Set-up command to
both
the control
endpoints.
This ensures that the last Set-up packet stays in the buffer and that no packets can be
sent back to the host until the microprocessor has explicitly acknowledged that it has
received the Set-up packet.
13.4 DC direct memory access (DMA) transfer
DMA is a method to transfer data from one location to another in a computer system,
without intervention of the CPU. Many different implementations of DMA exist.
The DC supports the 8237 compatible mode.
8237 compatible mode
: based on the DMA subsystem of the IBM personal
computers (PC, AT and all its successors and clones); this architecture uses the
Intel 8237 DMA controller and has separate address spaces for memory and I/O.
相關PDF資料 |
PDF描述 |
|---|---|
| ISP1362EE | Single-chip Universal Serial Bus On-The-Go controller |
| ISP1501 | Hi-Speed Universal Serial Bus peripheral transceiver |
| ISP1520 | Hi-Speed Universal Serial Bus hub controller |
| ISP1520BD | Hi-Speed Universal Serial Bus hub controller |
| ISP1521 | Hi-Speed Universal Serial Bus hub controller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ISP1362BD,118 | 功能描述:USB 接口集成電路 USB OTG CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1362BD,151 | 功能描述:USB 接口集成電路 USB OTG CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1362BD,157 | 功能描述:USB 接口集成電路 USB OTG CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1362BD157 | 制造商:NXP Semiconductors 功能描述:IC CONTROLLER USB-OTG 64LQFP 制造商:ST-Ericsson 功能描述:IC CONTROLLER USB OTG 64-LQFP |
| ISP1362BDFA | 功能描述:IC USB OTG CONTROLLER 64-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
發(fā)布緊急采購，3分鐘左右您將得到回復。