- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385396 > HSP50216 (Intersil Corporation) Four-Channel Programmable Digital DownConverter(四通道可編程數(shù)字下變頻器) PDF資料下載
參數(shù)資料
| 型號(hào)： | HSP50216 |
| 廠商： | Intersil Corporation |
| 英文描述： | Four-Channel Programmable Digital DownConverter(四通道可編程數(shù)字下變頻器) |
| 中文描述： | 四通道可編程數(shù)字下變頻器（四通道可編程數(shù)字下變頻器） |
| 文件頁數(shù)： | 37/52頁 |
| 文件大?。?/td> | 431K |
| 代理商： | HSP50216 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
3-37
Tables of Global Write Address (GWA) Registers
NOTE: These Global Write Addresses control global functions on the HSP50216, so they are not repeated for each channel. The top five address
bits select this set of registers (F8XXh).
TABLE 33. TEST CONTROL REGISTER (GWA = F800h)
P(15:0)
FUNCTION
31:17
These bits can be routed to the output pins by setting bit 16 below. The bit to pin mapping is:
31 = Intrpt
28 = SYNCA
24 = SD1A
20 = SD2A
This is provided for testing board level interconnects. To control the SERCLK output, a divided down clock must be selected in the
serial clock control register (GWA = F803h).
30 = SYNCO
27 = SYNCB
23 = SD1B
19 = SD2B
29 = SERCLK (unless x1 CLK is selected)
26 = SYNCC
25 = SYNCD
22 = SD1C
21 = SD1D
18 = SD2C
17 = SD2D
16
This bit, when high, routes bits 31:17 to the output pins in place of the normal outputs. Bit 0 of this register must also be set to activate
this function.
15:10
Unused - set to zero.
9
Set-up time to CLOCK adjust. Adjusting the delay trades set up time for hold time. This bit is used to best center the delay without a
mask change.
8
Set-up time to WRITE adjust. Adjusting the delay trades set up time for hold time. This bit is used to best center the delay without a
mask change.
7:4
These bits, when set, route the MSB of the SIN output of the channel’s carrier NCO to the number 2 serial output pin in place of the
normal output.
7=CH0
6=CH1
5=CH2
4=CH3
3
Offset I PN by XORing bit 10 of the PN generator with the output PN.
2
Enable (2
23
- 1) PN generator. The PN signal that can be added to the mixer output of each channel is produced from a (2
23
- 1)
sequence, a (2
15
- 1) sequence or both. Two separate generators are provided. The outputs of both are XORed together to extend
the repeat period. Either or both generators can be disabled. The XORed output can further be XORed with a delayed version of the
(2
23
- 1) sequence on the I channel to decorrelate it from the Q channel. Otherwise, the same sequence will be used on both I and Q.
1
Enable (2
15
- 1) PN generator.
0
Test mode. When asserted, this bit puts the chip into internal (self) test mode.
TABLE 34. BUS ROUTING CONTROL REGISTER (GWA = F801h)
P(15:0)
FUNCTION
31:24
Unused - set to zero.
23:20
Interrupt pulse width. The width of the interrupt pulse at the pin can be programmed to be from 1 to 15 clocks wide. Program with the
desired number of clocks. (NOTE: The pulse counter is only reset with the RESET pin. If a channel is reset by software or a SYNCI,
any interrupt pulse in process will finish.)
19:17
DataRdy delay (CH1 only). Test. From 1-8.
16
CH1orD# AGC to CH0 ext AGC. This bit selects whether the AGC loop filter output from CH1 or CH3 is routed to the external AGC
gain input of CH0. 0=CH3, 1=CH1.
15:14
CH3 ext source mux sel. These bits select whether the CH2 source mux, CIC2, or FIR2out is routed to the external input of FIR3.
0=CH2srcmux, 1=FIR2, 2=CIC2.
13
CH2 ext source mux sel. This bit selects whether the CH1 external source mux or FIR1out is routed to the external input of FIR2.
0=CH1srcmux, 1=FIR1out.
12
CH1 ext source mux sel. This bit selects whether the CIC0 output or FIR0out is routed to the external input of FIRB. 0=CIC0,
1=FIR0out.
11
CH0 backend input sel. 0=CIC0, 1=CIC1 (test).
10
CH1 backend input sel 0=CIC1, 1=CH1 ext src mux.
9
CH2 backend input sel 0=CIC2, 1=CH2 ext src mux.
8
CH3 backend input sel 0=CIC3, 1=CH3 ext source mux.
HSP50216
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSP50307 | Burst QPSK Modulator(混合信號(hào)QPSK調(diào)制器) |
| HSP50415VI | CABLE ASSEMBLY; 75 OHM TNC MALE TO 75 OHM TNC MALE; 75 OHM, RG6A/U COAX |
| HSP50415EVAL1 | HSP50415EVAL1 Evaluation Kit |
| HSP9501 | Programmable Data Buffer(可編程數(shù)據(jù)緩沖器) |
| HSP9520 | Multilevel Pipeline Registers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP50216_06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Four-Channel Programmable Digital DownConverter |
| HSP50216_07 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Four-Channel Programmable Digital Downconverter |
| HSP50216KI | 功能描述:上下轉(zhuǎn)換器 MULTI-CHANNEL PROGRAMMABLE DOW CONVERTER,BGA PKG,IND TEMP RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| HSP50216KIZ | 功能描述:上下轉(zhuǎn)換器 MULTI-CH PROGRAM CONV BGA PKG IND RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| HSP50306 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital QPSK Demodulator |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。