
3-29
2:1
Number of Carrier Offset Frequency (COF) serial input bits.
00
01
10
11
8
16
24
32
0
Enable serial offset frequency (zeros the data already loaded via the COF/COFSYNC pins). To disable the COF shifting see IWA
register *000h.
TABLE 5. CARRIER NCO/CIC CONTROL REGISTER (IWA = *004h) (Continued)
P(15:0)
FUNCTION
TABLE 6. CARRIER NCO CENTER FREQUENCY REGISTER (IWA = *005h)
P(15:0)
FUNCTION
31:0
Carrier Center Frequency (CCF)
This is the frequency control for the carrier NCO. The center frequency control is double buffered. The contents of this register are
transferred to the active register on a write to the CCFStrobe location or on a SYNCI (if load on SYNCI is enabled). The carrier center
frequency is: CCF*f
CLK
/(2
32
).
CCF is a twos complement number and has a range of -2
31
to (2
31
-1). f
CLK
is the input sample rate (ENIx assertion rate) for gated
mode and the clock rate for interpolated mode.
TABLE 7. CARRIER NCO CENTER FREQUENCY UPDATE STROBE REGISTER (IWA = *006h)
P(15:0)
FUNCTION
N/A
Writing to this address generates a strobe that transfers the CCF value to the active frequency register. The transfer to the active
register can also be done using the SYNCI pin to synchronize the transfer in multiple parts or to synchronize to an external event.
The value in the active register can be read at this address (the center frequency control before the serially loaded offset value is
added). To read the value, either write this address to A(1:0) = 11 and then read at A(1:0) = 00 and 01, or read the value at A(1:0) =
00 and 01 after writing to this address and before writing a new address to either A(1:0) = 10 or 11.
TABLE 8. TIMING NCO FREQUENCY CONTROL REGISTER, MSW (IWA = *007h)
P(15:0)
FUNCTION
31:0
These are the upper 32 bits of the 56-bit timing (resampler) NCO center frequency control.
TABLE 9. TIMING NCO FREQUENCY CONTROL REGISTER, LSW (IWA = *008h)
P(15:0)
FUNCTION
31:8
These are the lower 24 bits of the 56-bit timing (resampler) NCO center frequency control.
7:0
Unused, set to zero.
TABLE 10. TIMING NCO CENTER FREQUENCY LOAD STROBE REGISTER (IWA = *009h)
P(15:0)
FUNCTION
N/A for WR
31:0 for RD
A write to this location will update the resampler NCO center frequency. The upper 32 bits of the active register can be read at this
address.
TABLE 11. FILTER COMPUTE ENGINE/RESAMPLER CONTROL REGISTER (IWA = *00Ah)
P(15:0)
FUNCTION
31
μ
PHold. When set, this bit stops the filter compute engine and allows the
μ
P access to the instruction and coefficient RAMs for
reading and writing. On the high to low transition, the filter compute engine is reset (the read and write pointers are reset and the
instruction at location 31 is fetched).
30
μ
PShiftZeroB. This bit, when set to zero, disables the coefficient shift bits (bits 9:8 of the master register when coefficient loading).
29
μ
PENLimit. This bit disables the data path saturation logic. Provided for test. Active high. Set to 0 to disable the normal ROM
controlled limiting (ANDed with normal signal).
HSP50216