參數(shù)資料
型號(hào)： HSP50216
廠(chǎng)商： Intersil Corporation
英文描述： Four-Channel Programmable Digital DownConverter(四通道可編程數(shù)字下變頻器)
中文描述： 四通道可編程數(shù)字下變頻器（四通道可編程數(shù)字下變頻器）
文件頁(yè)數(shù)： 32/52頁(yè)
文件大?。?/td> 431K
代理商： HSP50216
3-32
TABLE 20. AGC/DISCRIMINATOR CONTROL REGISTER (IWA = *013h)
P(15:0)
FUNCTION
10
μ
P AGC loop gain select.
9
Enable filter compute engine control of AGC loop gain. When this bit is set, a bit in the filter compute engine destination field selects
which loop gain to use with that filter output’s gain error. Setting bit 10 overrides this bit and forces a loop gain 1.
10:9
00
10
01
11
FUNCTION
Loop Gain 0 (
μ
P controlled)
Loop gain 1 (
μ
P controlled)
Loop Gain controlled by filter compute engine
Loop 1 (
μ
P override of filter compute engine)
8
Mean/Median. This bit controls the settling mode of the AGC. Mean mode settles to the mean of the signal and settles asymptotically
to the final value. Median mode settles to the median and settles with a fixed step size. This mode settles faster and more predictably,
but will have more AM after settling.
1
0
Mean mode
Median mode
7:6
Unused. Set to zero.
5
PhaseOutputSel
1
0
d
φ
/dt
Phase
4:3
DiscShift(1:0). Shifts the phase up 0, 1, 2, or 3-bit positions, discarding the bits shifted off the top. This makes the phase modulo 360,
180, 90, or 45 degrees to remove PSK modulation. The resulting phase is 18 bits.
2:0
DiscDelay(2:0). Sets the delay, in sample times, for the d
φ
/dt calculation.
000
111
1
8
TABLE 21. SERIAL DATA OUTPUT CONTROL REGISTER (IWA = *014h)
P(15:0)
FUNCTION
28
Sync polarity
1
0
Active low (low for one serial clock per word with a sync).
Active high.
27:26
Reserved, set to zero.
25:24
Sync position. This applies to all time slots in the serial output. The Sync programming is associated with the SD1x serial output data
stream (x = A, B, C, or D).
00
01
1X
Sync is asserted during the clock period following the last data bit of the word (early sync).
Sync is asserted during the serial clock period prior to the first data bit of the serial word (late sync).
Sync is asserted during the serial clock period of the first data bit of the serial word (coincident sync).
23:22
Reserved, set to zero.
HSP50216
相關(guān)PDF資料
PDF描述
HSP50307 Burst QPSK Modulator(混合信號(hào)QPSK調(diào)制器)
HSP50415VI CABLE ASSEMBLY; 75 OHM TNC MALE TO 75 OHM TNC MALE; 75 OHM, RG6A/U COAX
HSP50415EVAL1 HSP50415EVAL1 Evaluation Kit
HSP9501 Programmable Data Buffer(可編程數(shù)據(jù)緩沖器)
HSP9520 Multilevel Pipeline Registers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HSP50216_06 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Four-Channel Programmable Digital DownConverter
HSP50216_07 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Four-Channel Programmable Digital Downconverter
HSP50216KI 功能描述:上下轉(zhuǎn)換器 MULTI-CHANNEL PROGRAMMABLE DOW CONVERTER,BGA PKG,IND TEMP RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128
HSP50216KIZ 功能描述:上下轉(zhuǎn)換器 MULTI-CH PROGRAM CONV BGA PKG IND RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128
HSP50306 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Digital QPSK Demodulator
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*