- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371863 > HMS91C7134 [Monitor] PDF資料下載
參數(shù)資料
| 型號(hào)： | HMS91C7134 |
| 英文描述： | [Monitor] |
| 中文描述： | [顯示器] |
| 文件頁(yè)數(shù)： | 47/86頁(yè) |
| 文件大?。?/td> | 1508K |
| 代理商： | HMS91C7134 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)當(dāng)前第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)
HMS91C7134
November.2001 ver1.0
47
Figure 16-4 The conceptual structure of DDC Interface
16.4 DDC2AB/DDC2B+ protocol
DDC2AB/DDC2B+ is a superset of DDC2B. Monitors that im-
plement DDC2AB/DDC2B+ are full featured ACCESS.bus de-
vices. Monitor that implement DDC2B+ uses the same command
set as DDC2AB but cannot use Access.bus device.
Essentially, they are similar to DDC2B. I2C interface forms the
fundamental layer for both protocols. The default address for
monitors is assigned as 6EH other than A0/A1H in DDC2B.
Monitors and hosts can play both the roles of master and slave.
Under this kind of protocol, it is easy to extend the support for
hosts to read VDIF(VESA Video Display Information Format)
and remotely control monitor functions.
Command / Information sequence between host and monitor
must conform to the specification of ACCESS.bus. Timing rules
specified in ACCESS.bus such as maximum response time to
RESET message(< 250 ms)form host, maximum time to hold
SCL low(< 2ms) etc. can be satisfied through software check and
built-in timers such as Timer0, Timer1.
In DDC2AB/DDC2B+, monitor itself can act as a monitor to ac-
tivate the transaction. The default address assigned for host is
50H.
DDC Interrupt
vector address
( 003BH )
DDC2B+/DDC2AB
Utilities
DDC2B
Utilities
DDC1
Utilities
Check Mode flag in DDCCON
Mode = 1 Mode = 1 Mode = 0
I2C
Service Routines
I2C Interface
(H/W)
DDC1 Transmitter
(H/W)
DDC2B+/DDC2AB
command received
DDC2B
command received
SWENB
= 1
SWENB
= 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMS97C7134 | [Monitor] |
| HMS97C8032 | H8/SLP Series, 38799 Group, 4-ch 14-bit PWM, 2-ch 16-bit TPU, 16-bit AEC, RTC FP-100U; Vcc= 1.8 to 3.6 volts, Temp= -20 to 75 C; Package: PLQP0100KB-A |
| HMS99C51S | 8-BIT SINGLE-CHIP MICROCONTROLLERS WITH EMBEDDED FLASH |
| HMS99C52S | 8-BIT SINGLE-CHIP MICROCONTROLLERS WITH EMBEDDED FLASH |
| HMS99C54S | 8-BIT SINGLE-CHIP MICROCONTROLLERS WITH EMBEDDED FLASH |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMS91C7432 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:HMS91C7432 features and functions |
| HMS91C8032 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:HYNIX SEMICONDUCTOR INC. 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| HMS97C7132 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:[Monitor] |
| HMS97C7134 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:[Monitor] |
| HMS97C8032 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:HYNIX SEMICONDUCTOR INC. 8-BIT SINGLE-CHIP MICROCONTROLLERS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。