參數(shù)資料
型號: HMC700LP4E
廠商: Hittite Microwave Corporation
文件頁數(shù): 3/26頁
文件大?。?/td> 0K
描述: IC FRACT-N PLL 16BIT 24QFN
標(biāo)準(zhǔn)包裝: 1
類型: 整數(shù) N/小數(shù) N 分頻
PLL:
輸入: CMOS
輸出: CMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:1
差分 - 輸入:輸出: 是/無
頻率 - 最大: 8GHz
除法器/乘法器: 是/無
電源電壓: 3.3V,5V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-VQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 24-QFN 裸露焊盤(4x4)
包裝: 標(biāo)準(zhǔn)包裝
其它名稱: 1127-1064-6
For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824
978-250-3343 tel 978-250-3373 fax Order On-line at www.hittite.com
Application Support: apps@hittite.com
P
LL
-
F
r
a
c
t
io
n
a
L-
n
-
S
M
t
0
0 - 11
HMC700LP4 / 700LP4E
v11.0411
8 GHz 16-Bit Fractional-N PLL
PFD Lock Detect (Continued)
Figure 12. Delayed Lock Detect Window
Cycle Slip Prevention (CSP)
When the Vco is not yet locked to the reference, the instantaneous frequencies of the two paths are different, and
the phase difference of the two paths at the PFD varies rapidly over a range much greater than ±2π radians. Since
the gain of the PFD varies linearly with phase up to ±2π, the gain of a conventional PFD will cycle from high gain,
when the phase difference approaches a multiple of 2π, to low gain, when the phase difference is slightly larger than
a multiple of 0 radians. the charge on the loop filter small cap may actually discharge slightly during the low gain
portion of the cycle. this can make the Vco frequency actually reverse temporarily during locking. this phenomena
is known as cycle slipping. cycle slipping causes the pull-in rate during the locking phase to vary cyclically as shown
in the red curve in Figure 13, and increases the time to lock to a value far greater than that predicted by normal small
signal Laplace analysis.
the HMc700LP4(E) PFD features an ability to virtually eliminate cycle slipping during acquisition. When enabled,
the cycle Slip Prevention (cSP) feature essentially holds the PFD gain at maximum until such time as the frequency
difference is near zero. cycle Slip Prevention, allows faster lock times as shown in Figure 13. the use of the cycle slip
feature is enabled with csp_enable (see table 14) .
the cycle Slip Prevention feature may be optimized for a given set of PLL dynamics by adjusting the PFD sensitivity
to cycle slipping. this is achieved by adjusting csp_corr_magn in table 13.
Figure 13. Cycle Slip Prevention (CSP)
相關(guān)PDF資料
PDF描述
HMC703LP4E IC FRACT-N PLL W/SWEEPR 24QFN
HMC704LP4E IC FRACT-N PLL 16BIT 24QFN
HMC830LP6GE IC FRACT-N PLL W/VCO 40QFN
HMP8117CNZ IC VIDEO DECODER NTSC/PAL 80PQFP
HMP8156ACNZ IC VIDEO ENCODER NTSC/PAL 64MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HMC700LP4ETR 制造商:Hittite Microwave Corp 功能描述:IC FRACT-N PLL 16BIT 24QFN 制造商:Hittite Microwave Corp 功能描述:HMC700 Series 8 GHz 16-Bit Prescaler Fractional-N PLL - 4x4 mm QFN-24
HMC701LP6C 制造商:HITTITE 制造商全稱:Hittite Microwave Corporation 功能描述:8 GHz 16-BIT FRACTIONAL-N SYNTHESIZER
HMC701LP6C_10 制造商:HITTITE 制造商全稱:Hittite Microwave Corporation 功能描述:8 GHz 16-BIT FRACTIONAL-N SYNTHESIZER
HMC701LP6CE 制造商:Hittite Microwave Corp 功能描述:IC SYNTHESIZER W/SWEEPER 40-QFN
HMC702LP6CE 制造商:Hittite Microwave Corp 功能描述:IC SYNTHESIZER W/SWEEPER 40-QFN