參數(shù)資料
型號: HMC700LP4E
廠商: Hittite Microwave Corporation
文件頁數(shù): 16/26頁
文件大?。?/td> 0K
描述: IC FRACT-N PLL 16BIT 24QFN
標(biāo)準(zhǔn)包裝: 1
類型: 整數(shù) N/小數(shù) N 分頻
PLL:
輸入: CMOS
輸出: CMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:1
差分 - 輸入:輸出: 是/無
頻率 - 最大: 8GHz
除法器/乘法器: 是/無
電源電壓: 3.3V,5V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-VQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 24-QFN 裸露焊盤(4x4)
包裝: 標(biāo)準(zhǔn)包裝
其它名稱: 1127-1064-6
For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824
978-250-3343 tel 978-250-3373 fax Order On-line at www.hittite.com
Application Support: apps@hittite.com
P
LL
-
F
r
a
c
t
io
n
a
L-
n
-
S
M
t
0
0 - 23
HMC700LP4 / 700LP4E
v11.0411
8 GHz 16-Bit Fractional-N PLL
Table 17. Reg 0Ah CP Op Amp Register
Bit
name
Width
Default
Description
[1:0]
cp_opamp_bias_sel
2
0
charge Pump internal op-amp bias select
00 - 540 a
01 - 689 a
10 - 943 a
11 - 1503 a
Enabled with chg Pump enable
note: this circuit affects internal charge pump operation and linearity. Default
setting is recommended. Enabled with reg08h[1] cp_en
Table 18. Reg 0Bh PFD Register
Bit
name
Width
Default
Description
[2:0]
pfd_del_sel
3
0
sets PFD reset path delay. recommended value 010
When in integer mode, reg B Bits [2:0] should not be 000 because it doesn’t
ensure sufficient ‘on’ time for the cP at 50MHz. this isn’t an issue in Fractional
Mode;
[3]
pfd_phase_sel
1
0
Swaps the PFD inputs
1 negative Vco tuning slope
0 positive Vco tuning slope
[4]
pfd_up_en
1
enables the PFD UP output according to state of
pfd_mute_when_locked_enable, see Reg0B<9>
[5]
pfd_dn_en
1
enables the PFD Dn output according to state of
pfd_mute_when_locked_enable, see Reg0B<9>
[6]
pfd_LD_opEn
1
pfd Lock Detect output Enable, enables Lock Detect flag output to LD_SDo pin
[7]
pfd_pullup_ctrl
1
0
Forces PFD UP output on
[8]
pfd_puldn_ctrl
1
0
Forces PFD Dn output on
[9]
pfd_mute_when_locked_
enable
1
0
1: if set:
when locked disables UP if pfd_up_en=0
when locked disables Dn if pfd_dn_en=0
when not locked, allows both UP and Dn to be active and ignores pdf_up_en
and pfd_dn_en
0: if clear, pfd_dn_en and pfd_up_en enable UP and Dn
outputs at all times
[10]
spare0
1
0
reserved
[11]
spare1
1
reserved
Table 19. Reg 0Ch VCO SPI Register
Bit
name
Width
Default
Description
[9:0]
vcospi_vco_data
10
0
data register contents, when written automatically outputs
this data via Vco SPi when to_gpo_sdo=1 Reg09<7>
相關(guān)PDF資料
PDF描述
HMC703LP4E IC FRACT-N PLL W/SWEEPR 24QFN
HMC704LP4E IC FRACT-N PLL 16BIT 24QFN
HMC830LP6GE IC FRACT-N PLL W/VCO 40QFN
HMP8117CNZ IC VIDEO DECODER NTSC/PAL 80PQFP
HMP8156ACNZ IC VIDEO ENCODER NTSC/PAL 64MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HMC700LP4ETR 制造商:Hittite Microwave Corp 功能描述:IC FRACT-N PLL 16BIT 24QFN 制造商:Hittite Microwave Corp 功能描述:HMC700 Series 8 GHz 16-Bit Prescaler Fractional-N PLL - 4x4 mm QFN-24
HMC701LP6C 制造商:HITTITE 制造商全稱:Hittite Microwave Corporation 功能描述:8 GHz 16-BIT FRACTIONAL-N SYNTHESIZER
HMC701LP6C_10 制造商:HITTITE 制造商全稱:Hittite Microwave Corporation 功能描述:8 GHz 16-BIT FRACTIONAL-N SYNTHESIZER
HMC701LP6CE 制造商:Hittite Microwave Corp 功能描述:IC SYNTHESIZER W/SWEEPER 40-QFN
HMC702LP6CE 制造商:Hittite Microwave Corp 功能描述:IC SYNTHESIZER W/SWEEPER 40-QFN