![](http://datasheet.mmic.net.cn/Hittite-Microwave-Corporation/HMC700LP4E_datasheet_101077/HMC700LP4E_18.png)
For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824
978-250-3343 tel 978-250-3373 fax Order On-line at www.hittite.com
Application Support: apps@hittite.com
P
LL
-
F
r
a
c
t
io
n
a
L-
n
-
S
M
t
0
0 - 18
HMC700LP4 / 700LP4E
v11.0411
8 GHz 16-Bit Fractional-N PLL
General Purpose Output (GPO) Pins
the HMc700LP4(E) also supports a simple two pin GPo bus implemented on pins D1 and D0. GPo operation
requires that GPo output pads be enabled via gpio_pads_en (
table 15). two bit arbitrary data may be written to the
GPo outputs via register gpo_test, when gpo_select is first set to 10d
(table 20). other test waveforms, described
in table 20, may be output to the GPo pins according to the value written to gpo_select. if the GPo outputs are not
used, and it is desirable that they are as quiet as possible then the GPo pads should be disabled via gpio_pads_en
(
table 15) and gpo_select set to a value that has a static source, such as 10d.
Register Map
Note: For read operations from register 00h, it is read only containing the chip iD. current Hittite synthesizer chip
iDs are shown in table 6.
Table 6. Reg00h ID (Read Only) Register
Bit
name
Width
Default
Description
[23:0]
chip_iD
24
478708h
or 485901
Part number, Description HMc700LP4, 16-Bit 5.5V
For write operations to register 00h, it is a Write only strobe register as defined in table 7.
Table 7. Reg00h RST Strobe Register
Bit
name
Width
Default
Description
[0]
rst_swrst
1
n/a
Strobe (WritE onLY) generates soft reset. resets all digital and registers to
default states.
Table 8. Reg 01h RST Register
Bit
name
Width
Default
Description
[0]
rst_chipen_pin_select
1
1 = chip enable via cE pin, cE (Pin 23) enables chip. cE low puts chip in power
down.
0 = chip enable via SPi (rst_chipen_from_spi), cE Pin is ignored
[1]
rst_chipen_from_spi
1
0
1= chip Enable when rst_chipen_pin_select = 0
0= Power Down when rst_chipen_pin_select = 0
see Power Down Mode description and csp_enable reg07 <20>
if rst_chipen_pin_select =1 this register is ignored
[2]
rst_chipen_digclks_keep_on
1
0
keeps digital clocks on when chip is Power Down from any source
[3]
rst_chipen_bias_keep_on
1
0
keeps chip internal bias generators on when chip is Power Down from any source
[4]
rst_chipen_pfd_keep_on
1
0
keeps internal PFD block on when chip is Power Down from any source
[5]
rst_chipen_chp_keep_on
1
0
keeps internal charge Pump block on when chip is Power Down from any source
[6]
rst_chipen_refbuf_keep_on
1
0
keeps reference path buffer on when chip is Power Down from any source
[7]
rst_chipen_vcobuf_keep_on
1
0
keeps Vco path rF buffer on when chip is Power Down from any source
[8]
rst_chipen_dig_io_keep_on
1
0
keeps digital io pins on when chip is Power Down from any source
[9]
rst_chipen_rdiv_fe_sync
1
0
tri-states the PFD on the next falling edge of the ref clock and also puts the chip
to sleep