- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370474 > HD74AC (Hitachi,Ltd.) HD74AC Series Common Information PDF資料下載
參數(shù)資料
| 型號： | HD74AC |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | HD74AC Series Common Information |
| 中文描述： | HD74AC系列通用信息 |
| 文件頁數(shù)： | 36/52頁 |
| 文件大?。?/td> | 220K |
| 代理商： | HD74AC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Design Considerations
35
2. Line Driving
With the available high-speed logic families, designers can reach new heights in system performance. Yet,
these faster devices require a closer look at transmission line effects.
Although all circuit conductors have transmission line properties, these characteristics become significant
when the edge rates of the drivers are equal to or less than three times the propagation delay of the line.
Significant transmission line properties may be exhibited in an example where devices have edge rates of 3
ns and lines of 8 inches or greater, assuming propagation delays of 1.7 ns/ft for an unloaded printed circuit
trace.
Of the many properties of transmission lines, two are of major interest to the system designer: Zoe, the
effective equivalent impedance of the line, and t
pde
, the effective propagation delay down the line. It should
be noted that the intrinsic values of line impedance and propagation delay, Z
O
and t
pd
, are geometry-
dependent. Once the intrinsic values are known, the effects of gate loading can be calculated. The loaded
values for Zoe and t
pde
can be calculated with:
Z
=
Z
C / C
t
1
oe
O
I
+
t
= t
1+ C / C
pde
pd
t
I
where C
I
= intrinsic line capacitance and Ct = additional capacitance due to gate loading.
The formulas indicate that the loading of lines decreases the effective impedance of the line and increases
the propagation delay. Lines that have a propagation delay greater than one third the rise time of the signal
driver should be evaluated for transmission line effects. When performing transmission line analysis on a
bus, only the longest, most heavily loaded and the shortest, least loaded lines need to be analyzed. All lines
in a bus should be terminated equally; if one line requires termination, all lines in the bus should be
terminated. This will ensure similar signals on all of the lines.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD74ALVC162244 | 16-bit Buffer / Driver with 3-state Outputs(帶三態(tài)輸出的16位緩沖器/驅(qū)動器) |
| HD74ALVC162334 | 16-bit Universal Bus Driver with 3-state Outputs(帶三態(tài)輸出的16位通用總線驅(qū)動器) |
| HD74ALVC16244 | 16-bit Buffer / Driver with 3-state Outputs(帶三態(tài)輸出的16位緩沖器/驅(qū)動器) |
| HD74ALVC162831 | 1-bit to 4-bit Address Register / Driver with 3-state Outputs(三態(tài)輸出的1位-4位地址寄存器/驅(qū)動器) |
| HD74ALVC162834A | 1-Of-8 Data Selectors/Multiplexers 16-CDIP -55 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD74AC00 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:Quad 2-Input NAND Gate |
| HD74AC00FP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad 2-input NAND Gate |
| HD74AC00FPEL | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Quad 2-Input NAND Gate |
| HD74AC00P | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Quad 2-Input NAND Gate |
| HD74AC00RPEL | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Quad 2-Input NAND Gate |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。