- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370379 > GS1560A* Reclocking deserializer for HD-SDI. SD-SDI & DVB-ASI with loop thru cable driver. 3.3/1.8V supply. PDF資料下載
參數(shù)資料
| 型號： | GS1560A* |
| 英文描述： | Reclocking deserializer for HD-SDI. SD-SDI & DVB-ASI with loop thru cable driver. 3.3/1.8V supply. |
| 中文描述： | 時鐘重計解串器的HD - SDI的。標清SDI |
| 文件頁數(shù)： | 43/55頁 |
| 文件大?。?/td> | 922K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
GENNUM CORPORATION
27360 - 2
43 of 55
G
3.10.5.3 Lock Error Detection
The LOCKED pin of the GS1560A indicates the lock status
of the reclocker and lock detect blocks of the device. Only
when the LOCKED pin is asserted HIGH has the device
correctly locked to the received data stream, (see Section
3.6.1).
The GS1560A will also indicate lock error to the host
interface when LOCKED = LOW by setting the LOCK_ERR
bit in the ERROR_STATUS register HIGH.
3.10.5.4 Ancillary Data Checksum Error Detection
The GS1560A will calculate checksums for all received
ancillary data and compare the calculated values to the
received checksum words. If a mismatch is detected, the
error is flagged in the CCS_ERR and/or YCS_ERR bits of the
ERROR_STATUS register.
When operating in HD mode, (SD/HD = LOW), the device
will make comparisons on both the Y and C channels
separately. If an error condition in the Y channel is
detected, the YCS_ERR bit will be set HIGH. If an error
condition in the C channel is detected, the CCS_ERR bit will
be set HIGH.
When operating in SD mode, (SD/HD = HIGH), only the
YCS_ERR bit will be set HIGH when checksum errors are
detected.
Although the GS1560A will calculate and compare
checksum values for all ancillary data types by default, the
host interface may program the device to check only
certain types of ancillary data checksums.
This is accomplished via the ANC_TYPE register as
described in Section 3.10.2.1.
3.10.5.5 Line Based CRC Error Detection
The GS1560A will calculate line based CRC words for HD
video signals for both the Y and C data channels. These
calculated CRC values are compared with the received
CRC values and any mismatch is flagged in the YCRC_ERR
and/or CCRC_ERR bits of the ERROR_STATUS register.
Line based CRC error flags will only be generated when the
device is operating in HD mode, (SD/HD = LOW).
If a CRC error is detected in the Y channel, the YCRC_ERR
bit in the error status register will be set HIGH. If a CRC
error is detected in the C channel, the CCRC_ERR bit in the
error status register is set HIGH. Y and C CRC errors will
also be generated if CRC values are not received.
3.10.5.6 HD Line Number Error Detection
When operating in HD mode, the GS1560A will calculate
line numbers based on the timing generated by the internal
flywheel. These calculated line numbers are compared with
the received line numbers for the Y channel data and any
mismatch is flagged in the LNUM_ERR bit of the
ERROR_STATUS.
Line number errors will also be generated if line number
values are not received.
3.10.5.7 TRS Error Detection
TRS errors flags are generated by the GS1560A when:
1. The received TRS timing does not correspond to the
internal flywheel timing; or
2. The received TRS hamming codes are incorrect.
Both 8-bit and 10-bit SAV and EAV TRS words are checked
for timing and data integrity errors. These are flagged via
the SAV_ERR and/or EAV_ERR bits of the ERROR_STATUS
register.
Timing-based TRS errors will only be generated if the
FW_EN/DIS pin is set HIGH.
NOTE: In HD mode, (SD/HD = LOW), only the Y channel
TRS codes will be checked for errors.
3.10.6 Error Correction and Insertion
In addition to signal error detection and indication, the
GS1560A may also correct certain types of errors by
inserting corrected code words, checksums and CRC
values into the data stream. These features are only
available in SMPTE mode and IOPROC_EN/DIS must be set
HIGH. Individual correction features may be enabled or
disabled via the IOPROC_DISABLE register (Table 14).
All of the IOPROC_DISABLE register bits default to '0' after
device reset, enabling all of the processing features. To
disable any individual error correction feature, the host
interface must set the corresponding bit HIGH in the
IOPROC_DISABLE register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS1561* | Reclocking deserializer for HD-SDI. SD-SDI & DVB-ASI without loop thru cable driver. 3.3/1.8V supply. |
| GS15T48-5 | 15W DC-DC CONVERTER |
| GS15T48 | |
| GS15T5-5.2 | DC-to-DC Voltage Converter |
| GS15T5-52 | 15W DC-DC CONVERTER FOR ECL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS1560A_07 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Dual-Rate Deserializer |
| GS1560A_09 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Dual-Rate Deserializer |
| GS1560ACF | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
| GS1560ACFE3 | 制造商:Semtech Corporation 功能描述:Reclocking deserializer.Receiver for HD/SD/ASI w/ loop through. LQFP80 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。